| /f-stack/freebsd/arm64/rockchip/ |
| H A D | rk_pwm.c | 120 unsigned int duty; member 214 sc->duty = NS_PER_SEC / in rk_pwm_attach() 269 rk_pwm_channel_config(device_t dev, u_int channel, u_int period, u_int duty) in rk_pwm_channel_config() argument 286 duty_freq = NS_PER_SEC / duty; in rk_pwm_channel_config() 300 duty_out = (sc->clk_freq * duty) / NS_PER_SEC; in rk_pwm_channel_config() 325 sc->duty = duty; in rk_pwm_channel_config() 331 rk_pwm_channel_get_config(device_t dev, u_int channel, u_int *period, u_int *duty) in rk_pwm_channel_get_config() argument 338 *duty = sc->duty; in rk_pwm_channel_get_config()
|
| /f-stack/freebsd/arm/allwinner/ |
| H A D | aw_pwm.c | 90 unsigned int duty; member 185 sc->duty = NS_PER_SEC / in aw_pwm_attach() 248 aw_pwm_channel_config(device_t dev, u_int channel, u_int period, u_int duty) in aw_pwm_channel_config() argument 276 duty_freq = NS_PER_SEC / duty; in aw_pwm_channel_config() 322 sc->duty = duty; in aw_pwm_channel_config() 328 aw_pwm_channel_get_config(device_t dev, u_int channel, u_int *period, u_int *duty) in aw_pwm_channel_get_config() argument 335 *duty = sc->duty; in aw_pwm_channel_get_config()
|
| /f-stack/freebsd/arm/ti/am335x/ |
| H A D | am335x_ehrpwm.c | 166 u_int duty; /* on duration, in ns */ member 209 if (duty == 0) in am335x_ehrpwm_cfg_duty() 212 tbcmp = max(1, duty / sc->sc_clktick); in am335x_ehrpwm_cfg_duty() 411 uint32_t duty; in am335x_ehrpwm_sysctl_duty() local 414 duty = sc->sc_pwm_dutyA; in am335x_ehrpwm_sysctl_duty() 416 duty = sc->sc_pwm_dutyB; in am335x_ehrpwm_sysctl_duty() 422 if (duty > sc->sc_pwm_period) { in am335x_ehrpwm_sysctl_duty() 429 sc->sc_pwm_dutyA = duty; in am335x_ehrpwm_sysctl_duty() 433 sc->sc_pwm_dutyB = duty; in am335x_ehrpwm_sysctl_duty() 506 u_int *period, u_int *duty) in am335x_ehrpwm_channel_get_config() argument [all …]
|
| H A D | am335x_ecap.c | 104 am335x_pwm_config_ecap(int unit, int period, int duty) in am335x_pwm_config_ecap() argument 114 if (duty > period) in am335x_pwm_config_ecap() 131 ECAP_WRITE4(sc, ECAP_CAP4, duty); in am335x_pwm_config_ecap()
|
| H A D | am335x_pwm.h | 33 int am335x_pwm_config_ecap(int unit, int period, int duty);
|
| /f-stack/freebsd/contrib/device-tree/Bindings/input/ |
| H A D | pwm-vibrator.txt | 4 strength increases based on the duty cycle of the enable PWM channel 5 (100% duty cycle meaning strongest vibration, 0% meaning no vibration). 8 driven at fixed duty cycle. If available this is can be used to increase 18 - direction-duty-cycle-ns: Duty cycle of the direction PWM channel in 64 direction-duty-cycle-ns = <1000000000>;
|
| /f-stack/freebsd/contrib/device-tree/Bindings/regulator/ |
| H A D | pwm-regulator.txt | 7 predefined voltage <=> duty-cycle values must be 10 Intermediary duty-cycle values which would normally 19 appropriate duty-cycle values. This allows for a much 22 assumption that a %50 duty-cycle value will cause the 35 Second cell is duty-cycle in percent (%) 38 - pwm-dutycycle-unit: Integer value encoding the duty cycle unit. If not 71 * Inverted PWM logic, and the duty cycle range is limited
|
| /f-stack/freebsd/contrib/device-tree/Bindings/leds/backlight/ |
| H A D | pwm-backlight.txt | 19 0 will do. The actual brightness level (PWM duty cycle) 20 will be interpolated from these values. 0 means a 0% duty 22 represents a 100% duty cycle (brightest). 27 resolution pwm duty cycle can be used without
|
| H A D | pwm-backlight.yaml | 46 level (PWM duty cycle) will be interpolated from these values. 0 means a 47 0% duty cycle (darkest/off), while the last value in the array represents 48 a 100% duty cycle (brightest). 60 table. This way a high resolution pwm duty cycle can be used without
|
| /f-stack/freebsd/contrib/device-tree/Bindings/leds/irled/ |
| H A D | spi-ir-led.txt | 11 - duty-cycle: 8 bit value that represents the percentage of one period 28 duty-cycle = /bits/ 8 <60>;
|
| /f-stack/freebsd/contrib/device-tree/Bindings/hwmon/ |
| H A D | g762.txt | 15 - "pwm_polarity": pwm polarity. Accepted values are 0 (positive duty) 16 and 1 (negative duty).
|
| H A D | adt7475.yaml | 55 the pwm uses a logic low output for 100% duty cycle. If set to 1 the pwm 56 uses a logic high output for 100% duty cycle.
|
| H A D | pwm-fan.txt | 6 - cooling-levels : PWM duty cycle values in a range from 0 to 255
|
| H A D | aspeed-pwm-tacho.txt | 42 - cooling-levels: PWM duty cycle values in a range from 0 to 255
|
| H A D | npcm750-pwm-fan.txt | 43 - cooling-levels: PWM duty cycle values in a range from 0 to 255
|
| /f-stack/freebsd/contrib/device-tree/src/arm64/allwinner/ |
| H A D | sun50i-a64-pinephone-1.1.dts | 17 * 1.0, and the lowest PWM duty cycle that doesn't lead to backlight
|
| H A D | sun50i-a64-pinephone-1.2.dts | 17 * and the lowest PWM duty cycle that doesn't lead to backlight being off
|
| /f-stack/freebsd/contrib/device-tree/Bindings/pwm/ |
| H A D | pwm-zx.txt | 9 calculating period and duty cycles.
|
| /f-stack/freebsd/contrib/device-tree/Bindings/pinctrl/ |
| H A D | pinctrl-mt6797.txt | 53 duty cycle when asserted (high pulse width adjustment). Valid arguments 56 duty cycle when asserted (high pulse width adjustment). Valid arguments
|
| H A D | pinctrl-mt8183.txt | 56 duty cycle when asserted (high pulse width adjustment). Valid arguments 59 duty cycle when asserted (high pulse width adjustment). Valid arguments
|
| H A D | pinctrl-mt7622.txt | 73 - mediatek,tdsel: An integer describing the steps for output level shifter duty 76 - mediatek,rdsel: An integer describing the steps for input level shifter duty
|
| /f-stack/freebsd/contrib/device-tree/Bindings/clock/ |
| H A D | nvidia,tegra124-dfll.txt | 64 corresponding to a 1/33th increase in duty cycle. Eg the voltage for 2/33th 65 duty cycle would be: nvidia,pwm-min-microvolts +
|
| /f-stack/dpdk/doc/guides/sample_app_ug/ |
| H A D | service_cores.rst | 10 requires CPU time to perform its duty.
|
| /f-stack/freebsd/contrib/device-tree/src/arm/ |
| H A D | imx6qdl-tx6-lcd.dtsi | 57 * the PWM value and the actual duty cycle
|
| /f-stack/freebsd/contrib/device-tree/Bindings/mfd/ |
| H A D | max77693.txt | 30 users with tactile feedback. PWM period and duty-cycle are varied in
|