Searched refs:TEGRA186_CLK_PLL_A_OUT0 (Results 1 – 2 of 2) sorted by relevance
77 assigned-clock-parents = <&bpmp TEGRA186_CLK_PLL_A_OUT0>;
712 #define TEGRA186_CLK_PLL_A_OUT0 246 macro