Home
last modified time | relevance | path

Searched refs:OTP (Results 1 – 23 of 23) sorted by relevance

/f-stack/freebsd/contrib/device-tree/Bindings/nvmem/
H A Dvf610-ocotp.txt1 On-Chip OTP Memory for Freescale Vybrid
8 reg : Address and length of OTP controller and fuse map registers
H A Dlpc1850-otp.txt1 * NXP LPC18xx OTP memory
3 Internal OTP (One Time Programmable) memory for NXP LPC18xx/43xx devices.
H A Dbrcm,ocotp.txt1 Broadcom OTP memory controller
8 - reg: Base address of the OTP controller.
H A Dimx-ocotp.yaml7 title: Freescale i.MX6 On-Chip OTP Controller (OCOTP) device tree bindings
13 This binding represents the on-chip eFuse OTP controller found on
H A Dmxs-ocotp.yaml7 title: On-Chip OTP Memory for Freescale i.MX23/i.MX28
H A Drockchip-otp.txt1 Rockchip internal OTP (One Time Programmable) memory device tree bindings
H A Dst,stm32-romem.yaml11 flash, OTP, read-only HW regs... This contains various information such as:
/f-stack/freebsd/contrib/device-tree/Bindings/regulator/
H A Dpalmas-pmic.txt3 The tps659038 for the AM57x class have OTP spins that
5 is not a need to add the OTP spins to the palmas driver. The
35 For ti,palmas-pmic - smps12, smps123, smps3 depending on OTP,
50 ti,smps-range - OTP has the wrong range set for the hardware so override
/f-stack/freebsd/contrib/device-tree/Bindings/net/
H A Dmicrochip,lan78xx.txt3 The LAN78XX devices are usually configured by programming their OTP or with
5 The Device Tree properties, if present, override the OTP and EEPROM.
/f-stack/freebsd/contrib/device-tree/Bindings/mfd/
H A Drohm,bd71837-pmic.yaml40 # down and OTP is reload. At the SNVS state all other logic and external
43 # reset is done via SNVS state the PMIC OTP data is not reload. This causes
46 # outputs will be returned to HW control by OTP loading. Thus the reset
63 # bootloader or OTP) is not touched.
H A Drohm,bd71847-pmic.yaml43 # power outputs go down and OTP is reload. At the SNVS state all other logic
46 # state. When a reset is done via SNVS state the PMIC OTP data is not reload.
49 # power outputs will be returned to HW control by OTP loading. Thus the reset
66 # bootloader or OTP) is not touched.
H A Dpalmas.txt31 hardware, if not set will use muxing in OTP.
H A Dda9062.txt35 modified to match the chip's OTP settings).
H A Dda9063.txt18 modified to match the chip's OTP settings).
H A Drohm,bd71828-pmic.yaml66 Usage of BD71828 GPIO pins can be changed via OTP. This property can be
/f-stack/freebsd/contrib/device-tree/Bindings/net/wireless/
H A Dmediatek,mt76.txt28 - mediatek,eeprom-merge-otp: Merge EEPROM data with OTP data. Can be used on
30 data should be pulled from the OTP ROM
/f-stack/freebsd/contrib/device-tree/Bindings/arm/samsung/
H A Dexynos-chipid.yaml24 is missing in the CHIPID registers or in the OTP memory.
/f-stack/freebsd/contrib/device-tree/Bindings/input/
H A Dti,palmas-pwrbutton.txt18 NOTE: This depends on OTP support and POWERHOLD signal configuration
/f-stack/freebsd/contrib/device-tree/src/arm/
H A Dberlin2cd-valve-steamlink.dts42 * less depending on leakage value in OTP), and buck2 likely used for
H A Dimx6q-gk802.dts66 /* SDMC DM2016 1024 bit EEPROM + 128 bit OTP */
/f-stack/freebsd/contrib/dev/ath/ath_hal/ar9300/
H A Deeprom.diff186 + * OTP path works.
267 + ath_hal_printf(ah, "%s: trying OTP, try_address=0x%x\n",
H A Dosprey_reg_map.h2498 volatile u_int32_t OTP; /* 0xc8 - 0xcc */ member
/f-stack/freebsd/contrib/device-tree/src/arm64/nvidia/
H A Dtegra210-smaug.dts1384 * set by OTP) and down properly.