Home
last modified time | relevance | path

Searched refs:IGC_READ_REG (Results 1 – 12 of 12) sorted by relevance

/f-stack/dpdk/drivers/net/igc/base/
H A Digc_mac.c634 IGC_READ_REG(hw, IGC_MPC); in igc_clear_hw_cntrs_base_generic()
635 IGC_READ_REG(hw, IGC_SCC); in igc_clear_hw_cntrs_base_generic()
637 IGC_READ_REG(hw, IGC_MCC); in igc_clear_hw_cntrs_base_generic()
640 IGC_READ_REG(hw, IGC_DC); in igc_clear_hw_cntrs_base_generic()
641 IGC_READ_REG(hw, IGC_SEC); in igc_clear_hw_cntrs_base_generic()
657 IGC_READ_REG(hw, IGC_RUC); in igc_clear_hw_cntrs_base_generic()
658 IGC_READ_REG(hw, IGC_RFC); in igc_clear_hw_cntrs_base_generic()
659 IGC_READ_REG(hw, IGC_ROC); in igc_clear_hw_cntrs_base_generic()
660 IGC_READ_REG(hw, IGC_RJC); in igc_clear_hw_cntrs_base_generic()
665 IGC_READ_REG(hw, IGC_TPR); in igc_clear_hw_cntrs_base_generic()
[all …]
H A Digc_manage.c55 hicr = IGC_READ_REG(hw, IGC_HICR); in igc_mng_enable_host_if_generic()
62 hicr = IGC_READ_REG(hw, IGC_HICR); in igc_mng_enable_host_if_generic()
85 u32 fwsm = IGC_READ_REG(hw, IGC_FWSM); in igc_check_mng_mode_generic()
299 hicr = IGC_READ_REG(hw, IGC_HICR); in igc_mng_write_dhcp_info_generic()
322 manc = IGC_READ_REG(hw, IGC_MANC); in igc_enable_mng_pass_thru()
328 fwsm = IGC_READ_REG(hw, IGC_FWSM); in igc_enable_mng_pass_thru()
389 hicr = IGC_READ_REG(hw, IGC_HICR); in igc_host_interface_command()
409 hicr = IGC_READ_REG(hw, IGC_HICR); in igc_host_interface_command()
452 hicr = IGC_READ_REG(hw, IGC_HICR); in igc_load_firmware()
471 hicr = IGC_READ_REG(hw, IGC_HICR); in igc_load_firmware()
[all …]
H A Digc_i225.c26 u32 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_init_nvm_params_i225()
223 ctrl = IGC_READ_REG(hw, IGC_CTRL); in igc_reset_hw_i225()
240 IGC_READ_REG(hw, IGC_ICR); in igc_reset_hw_i225()
369 ctrl = IGC_READ_REG(hw, IGC_CTRL); in igc_setup_copper_link_i225()
398 swsm = IGC_READ_REG(hw, IGC_SWSM); in igc_get_hw_semaphore_i225()
432 swsm = IGC_READ_REG(hw, IGC_SWSM); in igc_get_hw_semaphore_i225()
576 IGC_READ_REG(hw, IGC_SRWR)) { in __igc_write_nvm_srwr()
794 eec = IGC_READ_REG(hw, IGC_EECD); in igc_get_flash_presence_i225()
982 reg = IGC_READ_REG(hw, IGC_EECD); in igc_pool_flash_update_done_i225()
1373 IGC_READ_REG(hw, IGC_IPCNFG); in igc_set_eee_i225()
[all …]
H A Digc_base.c131 rfctl = IGC_READ_REG(hw, IGC_RFCTL); in igc_rx_fifo_flush_base()
135 if (!(IGC_READ_REG(hw, IGC_MANC) & IGC_MANC_RCV_TCO_EN)) in igc_rx_fifo_flush_base()
140 rxdctl[i] = IGC_READ_REG(hw, IGC_RXDCTL(i)); in igc_rx_fifo_flush_base()
149 rx_enabled |= IGC_READ_REG(hw, IGC_RXDCTL(i)); in igc_rx_fifo_flush_base()
163 rlpml = IGC_READ_REG(hw, IGC_RLPML); in igc_rx_fifo_flush_base()
166 rctl = IGC_READ_REG(hw, IGC_RCTL); in igc_rx_fifo_flush_base()
187 IGC_READ_REG(hw, IGC_ROC); in igc_rx_fifo_flush_base()
188 IGC_READ_REG(hw, IGC_RNBC); in igc_rx_fifo_flush_base()
189 IGC_READ_REG(hw, IGC_MPC); in igc_rx_fifo_flush_base()
H A Digc_nvm.c130 u32 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_shift_out_eec_bits()
181 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_shift_in_eec_bits()
190 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_shift_in_eec_bits()
219 reg = IGC_READ_REG(hw, IGC_EERD); in igc_poll_eerd_eewr_done()
221 reg = IGC_READ_REG(hw, IGC_EEWR); in igc_poll_eerd_eewr_done()
242 u32 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_acquire_nvm_generic()
248 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_acquire_nvm_generic()
254 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_acquire_nvm_generic()
321 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_stop_nvm()
349 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_release_nvm_generic()
[all …]
H A Digc_api.c54 *i2cctl = IGC_READ_REG(hw, IGC_I2CPARAMS); in igc_set_i2c_data()
111 u32 i2cctl = IGC_READ_REG(hw, IGC_I2CPARAMS); in igc_i2c_start()
141 u32 i2cctl = IGC_READ_REG(hw, IGC_I2CPARAMS); in igc_i2c_stop()
167 u32 i2cctl = IGC_READ_REG(hw, IGC_I2CPARAMS); in igc_clock_in_i2c_bit()
176 i2cctl = IGC_READ_REG(hw, IGC_I2CPARAMS); in igc_clock_in_i2c_bit()
216 u32 i2cctl = IGC_READ_REG(hw, IGC_I2CPARAMS); in igc_clock_out_i2c_bit()
266 i2cctl = IGC_READ_REG(hw, IGC_I2CPARAMS); in igc_clock_out_i2c_byte()
285 u32 i2cctl = IGC_READ_REG(hw, IGC_I2CPARAMS); in igc_get_i2c_ack()
299 i2cctl = IGC_READ_REG(hw, IGC_I2CPARAMS); in igc_get_i2c_ack()
334 ctrl_ext = IGC_READ_REG(hw, IGC_CTRL_EXT); in igc_set_i2c_bb()
[all …]
H A Digc_osdep.h79 #define IGC_WRITE_FLUSH(a) IGC_READ_REG(a, IGC_STATUS)
115 #define IGC_READ_REG(hw, reg) \ macro
H A Digc_phy.c187 manc = IGC_READ_REG(hw, IGC_MANC); in igc_check_reset_block_generic()
294 mdic = IGC_READ_REG(hw, IGC_MDIC); in igc_read_phy_reg_mdic()
360 mdic = IGC_READ_REG(hw, IGC_MDIC); in igc_write_phy_reg_mdic()
417 i2ccmd = IGC_READ_REG(hw, IGC_I2CCMD); in igc_read_phy_reg_i2c()
476 i2ccmd = IGC_READ_REG(hw, IGC_I2CCMD); in igc_write_phy_reg_i2c()
530 data_local = IGC_READ_REG(hw, IGC_I2CCMD); in igc_read_sfp_data_byte()
590 i2ccmd = IGC_READ_REG(hw, IGC_I2CCMD); in igc_write_sfp_data_byte()
875 kmrnctrlsta = IGC_READ_REG(hw, IGC_KMRNCTRLSTA); in __igc_read_kmrn_reg()
2043 ctrl = IGC_READ_REG(hw, IGC_CTRL); in igc_phy_force_speed_duplex_setup()
2892 ctrl = IGC_READ_REG(hw, IGC_CTRL); in igc_phy_hw_reset_generic()
[all …]
/f-stack/dpdk/drivers/net/igc/
H A Digc_ethdev.c427 icr = IGC_READ_REG(hw, IGC_ICR); in eth_igc_interrupt_get_status()
589 tctl = IGC_READ_REG(hw, IGC_TCTL); in eth_igc_rxtx_control()
590 rctl = IGC_READ_REG(hw, IGC_RCTL); in eth_igc_rxtx_control()
1397 rctl = IGC_READ_REG(hw, IGC_RCTL); in eth_igc_promiscuous_enable()
1409 rctl = IGC_READ_REG(hw, IGC_RCTL); in eth_igc_promiscuous_disable()
1425 rctl = IGC_READ_REG(hw, IGC_RCTL); in eth_igc_allmulticast_enable()
1440 rctl = IGC_READ_REG(hw, IGC_RCTL); in eth_igc_allmulticast_disable()
1600 rctl = IGC_READ_REG(hw, IGC_RCTL); in eth_igc_mtu_set()
2156 ctrl = IGC_READ_REG(hw, IGC_CTRL); in eth_igc_flow_ctrl_get()
2235 rctl = IGC_READ_REG(hw, IGC_RCTL); in eth_igc_flow_ctrl_set()
[all …]
H A Digc_ethdev.h261 uint32_t reg_val = IGC_READ_REG(hw, reg); in igc_read_reg_check_set_bits()
273 uint32_t reg_val = IGC_READ_REG(hw, reg); in igc_read_reg_check_clear_bits()
H A Digc_txrx.c845 mrqc = IGC_READ_REG(hw, IGC_MRQC); in igc_rss_disable()
1097 rctl = IGC_READ_REG(hw, IGC_RCTL); in igc_rx_init()
1232 rctl |= IGC_READ_REG(hw, IGC_RCTL); in igc_rx_init()
1238 rxcsum = IGC_READ_REG(hw, IGC_RXCSUM); in igc_rx_init()
1301 dvmolr = IGC_READ_REG(hw, IGC_DVMOLR(rxq->queue_id)); in igc_rx_init()
2208 tctl = IGC_READ_REG(hw, IGC_TCTL); in igc_tx_init()
2267 reg_val = IGC_READ_REG(hw, IGC_DVMOLR(rx_queue_id)); in eth_igc_vlan_strip_queue_set()
H A Digc_filter.c334 rfctl = IGC_READ_REG(hw, IGC_RFCTL); in igc_set_syn_filter()