Searched refs:CLK_UART0 (Results 1 – 24 of 24) sorted by relevance
| /f-stack/freebsd/contrib/device-tree/include/dt-bindings/clock/ |
| H A D | exynos5410.h | 36 #define CLK_UART0 257 macro
|
| H A D | actions,s500-cmu.h | 58 #define CLK_UART0 38 macro
|
| H A D | actions,s700-cmu.h | 58 #define CLK_UART0 36 macro
|
| H A D | actions,s900-cmu.h | 85 #define CLK_UART0 67 macro
|
| H A D | pistachio-clk.h | 39 #define CLK_UART0 48 macro
|
| H A D | exynos5250.h | 92 #define CLK_UART0 289 macro
|
| H A D | s5pv210.h | 161 #define CLK_UART0 143 macro
|
| H A D | exynos5420.h | 66 #define CLK_UART0 257 macro
|
| H A D | exynos4.h | 150 #define CLK_UART0 312 macro
|
| H A D | exynos3250.h | 222 #define CLK_UART0 216 macro
|
| H A D | sprd,sc9860-clk.h | 85 #define CLK_UART0 2 macro
|
| /f-stack/freebsd/contrib/device-tree/Bindings/clock/ |
| H A D | exynos5410-clock.txt | 48 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| H A D | exynos3250-clock.txt | 55 clocks = <&cmu CLK_UART0>, <&cmu CLK_SCLK_UART0>;
|
| /f-stack/freebsd/contrib/device-tree/src/arm64/actions/ |
| H A D | s700.dtsi | 118 clocks = <&cmu CLK_UART0>;
|
| H A D | s900.dtsi | 125 clocks = <&cmu CLK_UART0>;
|
| /f-stack/freebsd/contrib/device-tree/src/arm64/sprd/ |
| H A D | whale2.dtsi | 80 <&ap_clk CLK_UART0>, <&ext_26m>;
|
| /f-stack/freebsd/contrib/device-tree/src/arm/ |
| H A D | s5pv210.dtsi | 349 clocks = <&clocks CLK_UART0>, <&clocks CLK_UART0>,
|
| H A D | exynos5410.dtsi | 344 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| H A D | exynos3250.dtsi | 512 clocks = <&cmu CLK_UART0>, <&cmu CLK_SCLK_UART0>;
|
| H A D | exynos4.dtsi | 453 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| H A D | exynos5250.dtsi | 1191 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| H A D | exynos5420.dtsi | 1329 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| /f-stack/freebsd/mips/ingenic/ |
| H A D | jz4780_regs.h | 176 #define CLK_UART0 (1 << 15) macro
|
| /f-stack/freebsd/contrib/device-tree/src/mips/img/ |
| H A D | pistachio.dtsi | 257 clocks = <&clk_core CLK_UART0>, <&cr_periph SYS_CLK_UART0>;
|