Home
last modified time | relevance | path

Searched refs:BM_WUC_ENABLE_REG (Results 1 – 4 of 4) sorted by relevance

/f-stack/dpdk/drivers/net/e1000/base/
H A De1000_phy.c3326 ret_val = e1000_read_phy_reg_mdic(hw, BM_WUC_ENABLE_REG, phy_reg); in e1000_enable_phy_wakeup_reg_access_bm()
3329 BM_PORT_CTRL_PAGE, BM_WUC_ENABLE_REG); in e1000_enable_phy_wakeup_reg_access_bm()
3340 ret_val = e1000_write_phy_reg_mdic(hw, BM_WUC_ENABLE_REG, temp); in e1000_enable_phy_wakeup_reg_access_bm()
3343 BM_PORT_CTRL_PAGE, BM_WUC_ENABLE_REG); in e1000_enable_phy_wakeup_reg_access_bm()
3381 ret_val = e1000_write_phy_reg_mdic(hw, BM_WUC_ENABLE_REG, *phy_reg); in e1000_disable_phy_wakeup_reg_access_bm()
3384 BM_PORT_CTRL_PAGE, BM_WUC_ENABLE_REG); in e1000_disable_phy_wakeup_reg_access_bm()
H A De1000_phy.h129 #define BM_WUC_ENABLE_REG 17 macro
/f-stack/dpdk/drivers/net/igc/base/
H A Digc_phy.h146 #define BM_WUC_ENABLE_REG 17 macro
H A Digc_phy.c3369 ret_val = igc_read_phy_reg_mdic(hw, BM_WUC_ENABLE_REG, phy_reg); in igc_enable_phy_wakeup_reg_access_bm()
3372 BM_PORT_CTRL_PAGE, BM_WUC_ENABLE_REG); in igc_enable_phy_wakeup_reg_access_bm()
3383 ret_val = igc_write_phy_reg_mdic(hw, BM_WUC_ENABLE_REG, temp); in igc_enable_phy_wakeup_reg_access_bm()
3386 BM_PORT_CTRL_PAGE, BM_WUC_ENABLE_REG); in igc_enable_phy_wakeup_reg_access_bm()
3424 ret_val = igc_write_phy_reg_mdic(hw, BM_WUC_ENABLE_REG, *phy_reg); in igc_disable_phy_wakeup_reg_access_bm()
3427 BM_PORT_CTRL_PAGE, BM_WUC_ENABLE_REG); in igc_disable_phy_wakeup_reg_access_bm()