Home
last modified time | relevance | path

Searched refs:__rte_aligned (Results 1 – 25 of 61) sorted by relevance

123

/dpdk/drivers/dma/idxd/
H A Didxd_hw_defs.h47 } __rte_aligned(64);
66 } __rte_aligned(32);
87 uint64_t __rte_aligned(0x10) gencap; /* offset 0x10 */
88 uint64_t __rte_aligned(0x10) wqcap; /* offset 0x20 */
89 uint64_t __rte_aligned(0x10) grpcap; /* offset 0x30 */
90 uint64_t __rte_aligned(0x08) engcap; /* offset 0x38 */
91 uint64_t __rte_aligned(0x10) opcap; /* offset 0x40 */
92 uint64_t __rte_aligned(0x20) offsets[2]; /* offset 0x60 */
93 uint32_t __rte_aligned(0x20) gencfg; /* offset 0x80 */
94 uint32_t __rte_aligned(0x08) genctrl; /* offset 0x88 */
[all …]
/dpdk/drivers/raw/ioat/
H A Dioat_spec.h290 uint64_t __rte_aligned(0x10) gencap; /* offset 0x10 */
291 uint64_t __rte_aligned(0x10) wqcap; /* offset 0x20 */
292 uint64_t __rte_aligned(0x10) grpcap; /* offset 0x30 */
293 uint64_t __rte_aligned(0x08) engcap; /* offset 0x38 */
294 uint64_t __rte_aligned(0x10) opcap; /* offset 0x40 */
295 uint64_t __rte_aligned(0x20) offsets[2]; /* offset 0x60 */
296 uint32_t __rte_aligned(0x20) gencfg; /* offset 0x80 */
297 uint32_t __rte_aligned(0x08) genctrl; /* offset 0x88 */
298 uint32_t __rte_aligned(0x10) gensts; /* offset 0x90 */
299 uint32_t __rte_aligned(0x08) intcause; /* offset 0x98 */
[all …]
/dpdk/drivers/net/bonding/
H A Drte_eth_bond_8023ad.h63 } __rte_packed __rte_aligned(2);
76 } __rte_packed __rte_aligned(2);
84 } __rte_packed __rte_aligned(2);
102 } __rte_packed __rte_aligned(2);
108 } __rte_packed __rte_aligned(2);
124 } __rte_packed __rte_aligned(2);
129 } __rte_packed __rte_aligned(2);
/dpdk/lib/net/
H A Dnet_crc_sse.c21 static struct crc_pclmulqdq_ctx crc32_eth_pclmulqdq __rte_aligned(16);
22 static struct crc_pclmulqdq_ctx crc16_ccitt_pclmulqdq __rte_aligned(16);
99 static const uint32_t mask1[4] __rte_aligned(16) = { in crcr32_reduce_64_to_32()
103 static const uint32_t mask2[4] __rte_aligned(16) = { in crcr32_reduce_64_to_32()
121 static const uint8_t crc_xmm_shift_tab[48] __rte_aligned(16) = {
178 uint8_t buffer[16] __rte_aligned(16); in crc32_eth_calc_pclmulqdq()
215 const uint32_t mask3[4] __rte_aligned(16) = { in crc32_eth_calc_pclmulqdq()
219 const uint8_t shf_table[32] __rte_aligned(16) = { in crc32_eth_calc_pclmulqdq()
H A Dnet_crc_neon.c22 struct crc_pmull_ctx crc32_eth_pmull __rte_aligned(16);
23 struct crc_pmull_ctx crc16_ccitt_pmull __rte_aligned(16);
99 static uint32_t mask1[4] __rte_aligned(16) = { in crcr32_reduce_64_to_32()
102 static uint32_t mask2[4] __rte_aligned(16) = { in crcr32_reduce_64_to_32()
151 uint8_t buffer[16] __rte_aligned(16); in crc32_eth_calc_pmull()
H A Drte_arp.h29 } __rte_packed __rte_aligned(2);
50 } __rte_packed __rte_aligned(2);
H A Dnet_crc_avx512.c23 static struct crc_vpclmulqdq_ctx crc32_eth __rte_aligned(64);
24 static struct crc_vpclmulqdq_ctx crc16_ccitt __rte_aligned(64);
33 static const uint8_t shf_table[32] __rte_aligned(16) = {
40 static const uint32_t mask[4] __rte_aligned(16) = {
44 static const uint32_t mask2[4] __rte_aligned(16) = {
96 const uint32_t mask3[4] __rte_aligned(16) = { in last_two_xmm()
H A Drte_ether.h62 } __rte_aligned(2);
277 } __rte_aligned(2);
/dpdk/drivers/crypto/cnxk/
H A Dcn10k_ipsec.h27 CN10K_SA_CONTEXT_MARKER sw_area_end __rte_aligned(ROC_ALIGN);
35 } __rte_aligned(ROC_ALIGN);
39 } __rte_aligned(ROC_ALIGN);
/dpdk/drivers/crypto/ipsec_mb/
H A Dpmd_aesni_mb_priv.h869 uint32_t encode[60] __rte_aligned(16);
871 uint32_t decode[60] __rte_aligned(16);
904 uint8_t inner[128] __rte_aligned(16);
906 uint8_t outer[128] __rte_aligned(16);
916 uint32_t k1_expanded[44] __rte_aligned(16);
918 uint8_t k2[16] __rte_aligned(16);
920 uint8_t k3[16] __rte_aligned(16);
925 uint32_t expkey[60] __rte_aligned(16);
927 uint32_t skey1[4] __rte_aligned(16);
929 uint32_t skey2[4] __rte_aligned(16);
/dpdk/lib/eal/include/
H A Drte_common.h71 #define __rte_aligned(a) __attribute__((__aligned__(a))) macro
74 typedef uint64_t unaligned_uint64_t __rte_aligned(1); typedef
75 typedef uint32_t unaligned_uint32_t __rte_aligned(1); typedef
76 typedef uint16_t unaligned_uint16_t __rte_aligned(1); typedef
445 #define __rte_cache_aligned __rte_aligned(RTE_CACHE_LINE_SIZE)
448 #define __rte_cache_min_aligned __rte_aligned(RTE_CACHE_LINE_MIN_SIZE)
/dpdk/lib/ring/
H A Drte_ring_core.h82 uint64_t raw __rte_aligned(8);
98 uint64_t raw __rte_aligned(8);
/dpdk/drivers/net/nfp/
H A Dnfp_rxtx.h143 } __rte_aligned(64);
275 } __rte_aligned(64);
/dpdk/drivers/crypto/caam_jr/
H A Dcaam_jr_desc.h266 } __rte_packed __rte_aligned(64);
283 } __rte_packed __rte_aligned(64);
/dpdk/lib/eal/ppc/include/
H A Drte_vect.h32 } __rte_aligned(16) rte_xmm_t;
/dpdk/drivers/bus/dpaa/include/
H A Dfsl_qman.h202 } __rte_aligned(8);
294 struct __rte_aligned(8) qm_eqcr_entry {
307 struct __rte_aligned(8) qm_dqrr_entry {
343 } __packed __rte_aligned(8) ern;
361 } __packed __rte_aligned(8) dcern;
369 } __packed __rte_aligned(8) fq; /* FQRN/FQRNI/FQRL/FQPN */
372 } __packed __rte_aligned(8);
/dpdk/drivers/net/mlx5/
H A Dmlx5_rxtx_vec_altivec.h925 *(__rte_aligned(8) unsigned long *) in rxq_cq_process_v()
931 *(__rte_aligned(8) unsigned long *) in rxq_cq_process_v()
944 *(__rte_aligned(8) unsigned long *) in rxq_cq_process_v()
949 *(__rte_aligned(8) unsigned long *) in rxq_cq_process_v()
976 *(__rte_aligned(8) unsigned long *) in rxq_cq_process_v()
979 *(__rte_aligned(8) unsigned long *) in rxq_cq_process_v()
1039 *(__rte_aligned(8) unsigned long *) in rxq_cq_process_v()
1042 *(__rte_aligned(8) unsigned long *) in rxq_cq_process_v()
/dpdk/lib/dmadev/
H A Drte_dmadev_core.h76 } __rte_aligned(128);
/dpdk/lib/sched/
H A Drte_sched_common.h15 #define __rte_aligned_16 __rte_aligned(16)
/dpdk/app/test/
H A Dtest_cryptodev_blockcipher.h71 uint8_t data[64] __rte_aligned(16);
/dpdk/drivers/mempool/cnxk/
H A Dcn10k_mempool_ops.c22 uint64_t objs[BATCH_ALLOC_SZ] __rte_aligned(ROC_ALIGN);
27 struct batch_op_mem mem[RTE_MAX_LCORE] __rte_aligned(ROC_ALIGN);
/dpdk/drivers/net/tap/
H A Dtap_bpf.h87 } __rte_aligned(8);
/dpdk/drivers/common/cpt/
H A Dcpt_common.h61 } __rte_aligned(8);
/dpdk/drivers/crypto/qat/
H A Dqat_asym.h21 #define _PKE_ALIGN_ __rte_aligned(8)
/dpdk/lib/eal/x86/include/
H A Drte_vect.h110 } __rte_aligned(RTE_X86_ZMM_SIZE) __rte_x86_zmm_t;

123