Home
last modified time | relevance | path

Searched defs:_reg (Results 1 – 25 of 61) sorted by relevance

123

/freebsd-14.2/sys/dev/bhnd/cores/pmu/
H A Dbhnd_pmu_private.h35 #define BHND_PMU_WRITE_4(_sc, _reg, _val) \ argument
38 #define BHND_PMU_AND_4(_sc, _reg, _val) \ argument
41 #define BHND_PMU_OR_4(_sc, _reg, _val) \ argument
46 #define BHND_PMU_IND_READ(_sc, _src, _reg) \ argument
49 #define BHND_PMU_IND_WRITE(_sc, _src, _reg, _val, _mask) \ argument
55 #define BHND_PMU_CCTRL_READ(_sc, _reg) \ argument
57 #define BHND_PMU_CCTRL_WRITE(_sc, _reg, _val, _mask) \ argument
61 #define BHND_PMU_REGCTRL_READ(_sc, _reg) \ argument
63 #define BHND_PMU_REGCTRL_WRITE(_sc, _reg, _val, _mask) \ argument
67 #define BHND_PMU_PLL_READ(_sc, _reg) \ argument
[all …]
/freebsd-14.2/sys/arm/freescale/vybrid/
H A Dvf_common.h29 #define READ4(_sc, _reg) \ argument
31 #define WRITE4(_sc, _reg, _val) \ argument
33 #define READ2(_sc, _reg) \ argument
35 #define WRITE2(_sc, _reg, _val) \ argument
37 #define READ1(_sc, _reg) \ argument
39 #define WRITE1(_sc, _reg, _val) \ argument
H A Dvf_dmamux.h44 #define MUX_READ1(_sc, _mux, _reg) \ argument
47 #define MUX_WRITE1(_sc, _mux, _reg, _val) \ argument
H A Dvf_ehci.c110 #define PHY_READ4(_sc, _reg) \ argument
112 #define PHY_WRITE4(_sc, _reg, _val) \ argument
115 #define USBC_READ4(_sc, _reg) \ argument
117 #define USBC_WRITE4(_sc, _reg, _val) \ argument
H A Dvf_edma.h111 #define TCD_READ4(_sc, _reg) \ argument
113 #define TCD_WRITE4(_sc, _reg, _val) \ argument
115 #define TCD_READ2(_sc, _reg) \ argument
117 #define TCD_WRITE2(_sc, _reg, _val) \ argument
119 #define TCD_READ1(_sc, _reg) \ argument
121 #define TCD_WRITE1(_sc, _reg, _val) \ argument
/freebsd-14.2/sys/arm/altera/socfpga/
H A Dsocfpga_common.h31 #define READ4(_sc, _reg) bus_read_4((_sc)->res[0], _reg) argument
32 #define READ2(_sc, _reg) bus_read_2((_sc)->res[0], _reg) argument
33 #define READ1(_sc, _reg) bus_read_1((_sc)->res[0], _reg) argument
34 #define WRITE4(_sc, _reg, _val) bus_write_4((_sc)->res[0], _reg, _val) argument
35 #define WRITE2(_sc, _reg, _val) bus_write_2((_sc)->res[0], _reg, _val) argument
36 #define WRITE1(_sc, _reg, _val) bus_write_1((_sc)->res[0], _reg, _val) argument
/freebsd-14.2/sys/dev/bhnd/cores/pci/
H A Dbhnd_pci_hostb.c176 #define BHND_PCI_READ_2(_sc, _reg) \ argument
179 #define BHND_PCI_READ_4(_sc, _reg) \ argument
182 #define BHND_PCI_WRITE_2(_sc, _reg, _val) \ argument
185 #define BHND_PCI_WRITE_4(_sc, _reg, _val) \ argument
188 #define BHND_PCI_PROTO_READ_4(_sc, _reg) \ argument
191 #define BHND_PCI_PROTO_WRITE_4(_sc, _reg, _val) \ argument
194 #define BHND_PCI_MDIO_READ(_sc, _phy, _reg) \ argument
197 #define BHND_PCI_MDIO_WRITE(_sc, _phy, _reg, _val) \ argument
200 #define BHND_PCI_MDIO_READ_EXT(_sc, _phy, _devaddr, _reg) \ argument
203 #define BHND_PCI_MDIO_WRITE_EXT(_sc, _phy, _devaddr, _reg, _val) \ argument
/freebsd-14.2/sys/dev/altera/pio/
H A Dpio.c58 #define READ4(_sc, _reg) bus_read_4((_sc)->res[0], _reg) argument
59 #define READ2(_sc, _reg) bus_read_2((_sc)->res[0], _reg) argument
60 #define READ1(_sc, _reg) bus_read_1((_sc)->res[0], _reg) argument
61 #define WRITE4(_sc, _reg, _val) bus_write_4((_sc)->res[0], _reg, _val) argument
62 #define WRITE2(_sc, _reg, _val) bus_write_2((_sc)->res[0], _reg, _val) argument
63 #define WRITE1(_sc, _reg, _val) bus_write_1((_sc)->res[0], _reg, _val) argument
/freebsd-14.2/sys/dev/beri/virtio/
H A Dvirtio.h31 #define READ2(_sc, _reg) \ argument
33 #define READ4(_sc, _reg) \ argument
35 #define WRITE2(_sc, _reg, _val) \ argument
37 #define WRITE4(_sc, _reg, _val) \ argument
/freebsd-14.2/sys/dev/ath/
H A Dah_osdep.h91 #define OS_REG_UNSWAPPED(_reg) \ argument
95 #define OS_REG_UNSWAPPED(_reg) (0) argument
130 #define OS_BUS_BARRIER_REG(_ah, _reg, _t) \ argument
137 #define OS_REG_WRITE(_ah, _reg, _val) ath_hal_reg_write(_ah, _reg, _val) argument
138 #define OS_REG_READ(_ah, _reg) ath_hal_reg_read(_ah, _reg) argument
/freebsd-14.2/sys/dev/flash/
H A Dcqspi.c80 #define READ4(_sc, _reg) bus_read_4((_sc)->res[0], _reg) argument
81 #define READ2(_sc, _reg) bus_read_2((_sc)->res[0], _reg) argument
82 #define READ1(_sc, _reg) bus_read_1((_sc)->res[0], _reg) argument
83 #define WRITE4(_sc, _reg, _val) bus_write_4((_sc)->res[0], _reg, _val) argument
84 #define WRITE2(_sc, _reg, _val) bus_write_2((_sc)->res[0], _reg, _val) argument
85 #define WRITE1(_sc, _reg, _val) bus_write_1((_sc)->res[0], _reg, _val) argument
86 #define READ_DATA_4(_sc, _reg) bus_read_4((_sc)->res[1], _reg) argument
87 #define READ_DATA_1(_sc, _reg) bus_read_1((_sc)->res[1], _reg) argument
88 #define WRITE_DATA_4(_sc, _reg, _val) bus_write_4((_sc)->res[1], _reg, _val) argument
89 #define WRITE_DATA_1(_sc, _reg, _val) bus_write_1((_sc)->res[1], _reg, _val) argument
/freebsd-14.2/sys/contrib/dev/ath/ath_hal/ar9300/
H A Dar9300_attach.c595 #define REG_READ(_reg) *((volatile u_int32_t *)(_reg)) in ar9300_read_revisions() argument
610 #define REG_READ(_reg) *((volatile u_int32_t *)(_reg)) in ar9300_read_revisions() argument
774 #define REG_WRITE(_reg, _val) *((volatile u_int32_t *)(_reg)) = (_val); in ar9300_attach() argument
775 #define REG_READ(_reg) (*((volatile u_int32_t *)(_reg))) in ar9300_attach() argument
796 #define REG_READ(_reg) (*((volatile u_int32_t *)(_reg))) in ar9300_attach() argument
2323 #define REG_READ(_reg) *((volatile u_int32_t *)(_reg)) in ar9300_attach() argument
/freebsd-14.2/tools/tools/ath/common/
H A Dah_osdep.h59 #define OS_REG_WRITE(_ah, _reg, _val) argument
60 #define OS_REG_READ(_ah, _reg) 0 argument
/freebsd-14.2/sys/dev/axgbe/
H A Dxgbe-common.h1480 #define XGMAC_IOREAD(_pdata, _reg) \ argument
1488 #define XGMAC_IOWRITE(_pdata, _reg, _val) \ argument
1530 #define XGMAC_DMA_IOREAD(_channel, _reg) \ argument
1589 #define XSIR0_IOREAD(_pdata, _reg) \ argument
1609 #define XSIR1_IOREAD(_pdata, _reg) \ argument
1632 #define XRXTX_IOREAD(_pdata, _reg) \ argument
1665 #define XP_IOREAD(_pdata, _reg) \ argument
1673 #define XP_IOWRITE(_pdata, _reg, _val) \ argument
1699 #define XI2C_IOREAD(_pdata, _reg) \ argument
1707 #define XI2C_IOWRITE(_pdata, _reg, _val) \ argument
[all …]
/freebsd-14.2/sys/arm/freescale/imx/
H A Dimx6_audmux.c53 #define READ4(_sc, _reg) \ argument
55 #define WRITE4(_sc, _reg, _val) \ argument
H A Dimx6_sdma.c63 #define READ4(_sc, _reg) \ argument
65 #define WRITE4(_sc, _reg, _val) \ argument
/freebsd-14.2/sys/dev/iicbus/controller/vybrid/
H A Dvf_i2c.c87 #define READ1(_sc, _reg) bus_space_read_1(_sc->bst, _sc->bsh, _reg) argument
88 #define WRITE1(_sc, _reg, _val) bus_space_write_1(_sc->bst,\ argument
96 #define WRITE1(_sc, _reg, _val) ({\ argument
101 #define READ1(_sc, _reg) ({\ argument
/freebsd-14.2/sys/dev/altera/msgdma/
H A Dmsgdma.h68 #define READ4(_sc, _reg) \ argument
70 #define WRITE4(_sc, _reg, _val) \ argument
73 #define READ4_DESC(_sc, _reg) \ argument
75 #define WRITE4_DESC(_sc, _reg, _val) \ argument
/freebsd-14.2/sys/dev/sfxge/common/
H A Defx_impl.h866 #define EFX_CHECK_REG(_enp, _reg) \ argument
901 #define EFX_CHECK_REG(_enp, _reg) do { \ argument
906 #define EFX_BAR_READD(_enp, _reg, _edp, _lock) \ argument
917 #define EFX_BAR_WRITED(_enp, _reg, _edp, _lock) \ argument
928 #define EFX_BAR_READQ(_enp, _reg, _eqp) \ argument
940 #define EFX_BAR_WRITEQ(_enp, _reg, _eqp) \ argument
952 #define EFX_BAR_READO(_enp, _reg, _eop) \ argument
966 #define EFX_BAR_WRITEO(_enp, _reg, _eop) \ argument
1030 #define EFX_BAR_TBL_READQ(_enp, _reg, _index, _eqp) \ argument
1044 #define EFX_BAR_TBL_WRITEQ(_enp, _reg, _index, _eqp) \ argument
[all …]
/freebsd-14.2/sys/dev/mmc/host/
H A Ddwmmc_samsung.c46 #define WRITE4(_sc, _reg, _val) \ argument
/freebsd-14.2/sys/dev/xilinx/
H A Daxi_quad_spi.c65 #define READ4(_sc, _reg) \ argument
67 #define WRITE4(_sc, _reg, _val) \ argument
H A Daxidma.c62 #define READ4(_sc, _reg) \ argument
64 #define WRITE4(_sc, _reg, _val) \ argument
66 #define READ8(_sc, _reg) \ argument
68 #define WRITE8(_sc, _reg, _val) \ argument
H A Dif_xae.c69 #define READ4(_sc, _reg) \ argument
71 #define WRITE4(_sc, _reg, _val) \ argument
74 #define READ8(_sc, _reg) \ argument
76 #define WRITE8(_sc, _reg, _val) \ argument
/freebsd-14.2/sys/contrib/dev/athk/
H A Dhw.c24 #define REG_WRITE(_ah, _reg, _val) (common->ops->write)(_ah, _val, _reg) argument
/freebsd-14.2/sys/dev/ath/ath_hal/ar5312/
H A Dar5312reg.h30 #define REG_WRITE(_reg,_val) *((volatile uint32_t *)(_reg)) = (_val); argument
31 #define REG_READ(_reg) *((volatile uint32_t *)(_reg)) argument

123