| /xnu-11215/san/memory/ |
| H A D | kasan-x86_64.c | 143 uint64_t *L2; in kasan_map_shadow_superpage_zero() local
158 if (L2 == NULL) { in kasan_map_shadow_superpage_zero()
165 L2 = (uint64_t *)phys2virt(L2); in kasan_map_shadow_superpage_zero()
199 uint64_t *L2; in kasan_map_shadow() local
215 if (L2 == NULL) { in kasan_map_shadow()
222 L2 = (uint64_t *)phys2virt(L2); in kasan_map_shadow()
235 L2[addr.pd] = pmem in kasan_map_shadow()
336 uint64_t *L2; in kasan_is_shadow_mapped() local
346 if (L2 == NULL) { in kasan_is_shadow_mapped()
349 L2 = (uint64_t *)phys2virt(L2); in kasan_is_shadow_mapped()
[all …]
|
| /xnu-11215/libsyscall/custom/ |
| H A D | __fork.s | 65 jz L2 // parent, since r1 == 0 in parent, 1 in child
70 L2: label
92 jz L2 // parent, since r1 == 0 in parent, 1 in child
98 L2: label
|
| H A D | __vfork.s | 79 jz L2 // parent, since r1 == 0 in parent, 1 in child
83 L2: label
121 jz L2 // parent, since r1 == 0 in parent, 1 in child
125 L2: label
|
| /xnu-11215/osfmk/i386/ |
| H A D | cpuid.c | 130 { 0x40, CACHE, L2, NA, 0, NA },
134 { 0x44, CACHE, L2, 4, 1 * M, 32 },
135 { 0x45, CACHE, L2, 4, 2 * M, 32 },
138 { 0x48, CACHE, L2, 12, 3 * M, 64 },
139 { 0x49, CACHE, L2, 16, 4 * M, 64 },
144 { 0x4E, CACHE, L2, 24, 6 * M, 64 },
165 { 0x78, CACHE, L2, 4, 1 * M, 64 },
170 { 0x7D, CACHE, L2, 8, 2 * M, 64 },
175 { 0x84, CACHE, L2, 8, 1 * M, 32 },
176 { 0x85, CACHE, L2, 8, 2 * M, 32 },
[all …]
|
| H A D | i386_init.c | 558 #define L2(x, n) L1(x,n-2) L1(x,n) macro
559 #define L3(x, n) L2(x,n-4) L2(x,n)
|
| /xnu-11215/osfmk/x86_64/ |
| H A D | boot_pt.c | 73 #define L2(x, n) L1(x,n-2) L1(x,n) macro
74 #define L3(x, n) L2(x,n-4) L2(x,n)
|
| /xnu-11215/doc/building/ |
| H A D | xnu_build_consolidation.md | 32 * L1/L2 cache geometry parameters (e.g. size, number of set/ways).
|
| /xnu-11215/makedefs/ |
| H A D | MakeInc.def | 844 # may have a significant chunk of memory (up to an L2 entry in size)
|
| /xnu-11215/tests/ |
| H A D | stackshot_tests.m | 1499 …// L0-L2 table and non-compressed L3 block entries should always have bit 1 set; assumes L0-L2 blo…
|