Home
last modified time | relevance | path

Searched refs:my_d_latch (Results 1 – 1 of 1) sorted by relevance

/oneTBB/examples/graph/logic_sim/
H A Dtest_all.cpp692 D_latch my_d_latch(g); in main() local
698 make_edge(D.get_out(), input_port<0>(my_d_latch)); in main()
699 make_edge(E.get_out(), input_port<1>(my_d_latch)); in main()
700 make_edge(output_port<0>(my_d_latch), Q.get_in()); in main()
701 make_edge(output_port<1>(my_d_latch), notQ.get_in()); in main()