Home
last modified time | relevance | path

Searched refs:S3 (Results 1 – 2 of 2) sorted by relevance

/oneTBB/examples/graph/logic_sim/
H A Done_bit_adder.hpp36 const int S3 = 3; variable
H A Dtest_all.cpp573 make_edge(output_port<P::S3>(four_adder), input_port<3>(Sum)); in main()