Home
last modified time | relevance | path

Searched refs:CO (Results 1 – 2 of 2) sorted by relevance

/oneTBB/examples/graph/logic_sim/
H A Done_bit_adder.hpp39 const int CO = 2; variable
41 const int CO = 4; variable
H A Dtest_all.cpp520 make_edge(output_port<P::CO>(two_adder), CarryOUT.get_in()); in main()
576 make_edge(output_port<P::CO>(four_adder), CarryOUT.get_in()); in main()