Home
last modified time | relevance | path

Searched refs:B3 (Results 1 – 2 of 2) sorted by relevance

/oneTBB/examples/graph/logic_sim/
H A Done_bit_adder.hpp30 const int B3 = 8; variable
H A Dtest_all.cpp572 make_edge(B[3].get_out(), input_port<P::B3>(four_adder)); in main()