Home
last modified time | relevance | path

Searched refs:A3 (Results 1 – 2 of 2) sorted by relevance

/oneTBB/examples/graph/logic_sim/
H A Done_bit_adder.hpp29 const int A3 = 7; variable
H A Dtest_all.cpp571 make_edge(A[3].get_out(), input_port<P::A3>(four_adder)); in main()