Home
last modified time | relevance | path

Searched refs:vs8 (Results 1 – 9 of 9) sorted by relevance

/llvm-project-15.0.7/clang/test/Sema/
H A Dvecshift.c41 vector_short8 vs8; variable
58 vs8 = 1 << vs8; in foo()
65 vs8 = ui << vs8; in foo()
73 vui8 = vui8 << vs8; // expected-error {{vector operands do not have the same elements sizes}} in foo()
78 vui8 = vui8 << vs8; // expected-warning {{vector operands do not have the same elements sizes}} in foo()
86 vui8 <<= vs8; // expected-error {{vector operands do not have the same elements sizes}} in foo()
91 vui8 <<= vs8; // expected-warning {{vector operands do not have the same elements sizes}} in foo()
98 ui <<= vs8; // expected-error {{assigning to 'unsigned int' from incompatible type}} in foo()
/llvm-project-15.0.7/clang/test/CodeGen/
H A Dvecshift.c39 vector_short8 vs8; variable
64 vs8 = 1 << vs8; in foo()
98 vs8 = ui << vs8; in foo()
128 vui8 = vui8 << vs8; in foo()
155 vs8 <<= ui; in foo()
/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/
H A Dvec_conv_fp64_to_i32_elts.ll165 ; CHECK-P8-NEXT: lxvd2x vs8, 0, r4
184 ; CHECK-P8-NEXT: xxmrghd vs1, vs8, vs7
186 ; CHECK-P8-NEXT: xxmrgld vs2, vs8, vs7
208 ; CHECK-P9-NEXT: xxmrgld vs8, vs7, vs6
216 ; CHECK-P9-NEXT: xvcvdpuxws v2, vs8
244 ; CHECK-BE-NEXT: xxmrgld vs8, vs7, vs6
252 ; CHECK-BE-NEXT: xvcvdpuxws v2, vs8
433 ; CHECK-P8-NEXT: lxvd2x vs8, 0, r4
452 ; CHECK-P8-NEXT: xxmrghd vs1, vs8, vs7
484 ; CHECK-P9-NEXT: xvcvdpsxws v2, vs8
[all …]
H A Dvector-reduce-fadd.ll2294 ; PWR9LE-NEXT: lxv vs8, 400(r1)
2374 ; PWR9LE-NEXT: xxswapd vs8, vs6
2412 ; PWR9BE-NEXT: lxv vs8, 416(r1)
2488 ; PWR9BE-NEXT: xxswapd vs8, vs8
2726 ; PWR10BE-NEXT: xxswapd vs8, vs8
2974 ; PWR9BE-NEXT: xxswapd vs8, vs8
3214 ; PWR10BE-NEXT: xxswapd vs8, vs8
3276 ; PWR9LE-NEXT: xvadddp vs8, v5, vs8
3335 ; PWR9BE-NEXT: xvadddp vs8, v5, vs8
3382 ; PWR10LE-NEXT: xvadddp vs8, v5, vs8
[all …]
H A Dppc64-acc-regalloc.ll60 ; CHECK-NEXT: xxlor vs8, v12, v12
142 ; TRACKLIVE-NEXT: xxlor vs8, vs10, vs10
H A Dspill-vec-pair.ll158 …nop", "~{memory},~{vs0},~{vs1},~{vs2},~{vs3},~{vs4},~{vs5},~{vs6},~{vs7},~{vs8},~{vs9},~{vs10},~{v…
H A Dvec_conv_fp32_to_i16_elts.ll346 ; CHECK-P8-NEXT: xxsldwi vs8, v2, v2, 1
353 ; CHECK-P8-NEXT: xscvspdpn f8, vs8
978 ; CHECK-P8-NEXT: xxsldwi vs8, v2, v2, 1
985 ; CHECK-P8-NEXT: xscvspdpn f8, vs8
H A Dmma-intrinsics.ll422 ; CHECK-NEXT: stxv vs8, 48(r8)
470 ; CHECK-BE-NEXT: stxvx vs8, r3, r7
/llvm-project-15.0.7/lldb/source/Plugins/Process/Utility/
H A DRegisterInfos_ppc64le.h214 DEFINE_VSX(vs8, LLDB_INVALID_REGNUM), \
399 uint32_t vs8[4]; member