Home
last modified time | relevance | path

Searched refs:vs10 (Results 1 – 6 of 6) sorted by relevance

/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/
H A Dppc64-acc-regalloc.ll68 ; CHECK-NEXT: xxlor vs10, v12, v12
140 ; TRACKLIVE-NEXT: xxlor vs10, v2, v2
142 ; TRACKLIVE-NEXT: xxlor vs8, vs10, vs10
143 ; TRACKLIVE-NEXT: xxlor vs10, v1, v1
H A Dvector-reduce-fadd.ll2292 ; PWR9LE-NEXT: lxv vs10, 368(r1)
2368 ; PWR9LE-NEXT: xxswapd vs10, vs8
2410 ; PWR9BE-NEXT: lxv vs10, 384(r1)
2482 ; PWR9BE-NEXT: xxswapd vs10, vs10
2720 ; PWR10BE-NEXT: xxswapd vs10, vs10
2968 ; PWR9BE-NEXT: xxswapd vs10, vs10
3208 ; PWR10BE-NEXT: xxswapd vs10, vs10
3274 ; PWR9LE-NEXT: xvadddp vs10, v6, vs10
3333 ; PWR9BE-NEXT: xvadddp vs10, v6, vs10
3380 ; PWR10LE-NEXT: xvadddp vs10, v6, vs10
[all …]
H A Dspill-vec-pair.ll158 …},~{vs0},~{vs1},~{vs2},~{vs3},~{vs4},~{vs5},~{vs6},~{vs7},~{vs8},~{vs9},~{vs10},~{vs11},~{vs12},~{…
H A Dvec_conv_fp64_to_i16_elts.ll304 ; CHECK-P8-NEXT: lxvd2x vs10, r4, r6
338 ; CHECK-P8-NEXT: xxswapd vs6, vs10
851 ; CHECK-P8-NEXT: lxvd2x vs10, r4, r6
885 ; CHECK-P8-NEXT: xxswapd vs6, vs10
H A Dmma-intrinsics.ll425 ; CHECK-NEXT: stxv vs10, 16(r8)
474 ; CHECK-BE-NEXT: stxv vs10, 32(r8)
/llvm-project-15.0.7/lldb/source/Plugins/Process/Utility/
H A DRegisterInfos_ppc64le.h216 DEFINE_VSX(vs10, LLDB_INVALID_REGNUM), \
401 uint32_t vs10[4]; member