Home
last modified time | relevance | path

Searched refs:v_div_scale_f32 (Results 1 – 25 of 35) sorted by relevance

12

/llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/GlobalISel/
H A Dfdiv.f32.ll21 ; GFX6-IEEE-NEXT: v_div_scale_f32 v2, s[4:5], v1, v1, v0
23 ; GFX6-IEEE-NEXT: v_div_scale_f32 v4, vcc, v0, v1, v0
37 ; GFX6-FLUSH-NEXT: v_div_scale_f32 v2, s[4:5], v1, v1, v0
39 ; GFX6-FLUSH-NEXT: v_div_scale_f32 v4, vcc, v0, v1, v0
56 ; GFX89-IEEE-NEXT: v_div_scale_f32 v3, vcc, v0, v1, v0
72 ; GFX89-FLUSH-NEXT: v_div_scale_f32 v3, vcc, v0, v1, v0
90 ; GFX10-IEEE-NEXT: v_div_scale_f32 v2, s4, v1, v1, v0
107 ; GFX10-FLUSH-NEXT: v_div_scale_f32 v2, s4, v1, v1, v0
126 ; GFX11-IEEE-NEXT: v_div_scale_f32 v2, null, v1, v1, v0
205 ; GFX6-IEEE-NEXT: v_div_scale_f32 v4, vcc, v0, v1, v0
[all …]
H A Dfdiv.f16.ll24 ; GFX6-IEEE-NEXT: v_div_scale_f32 v2, s[4:5], v1, v1, v0
26 ; GFX6-IEEE-NEXT: v_div_scale_f32 v4, vcc, v0, v1, v0
43 ; GFX6-FLUSH-NEXT: v_div_scale_f32 v2, s[4:5], v1, v1, v0
45 ; GFX6-FLUSH-NEXT: v_div_scale_f32 v4, vcc, v0, v1, v0
145 ; GFX6-IEEE-NEXT: v_div_scale_f32 v4, vcc, v0, v1, v0
164 ; GFX6-FLUSH-NEXT: v_div_scale_f32 v4, vcc, v0, v1, v0
226 ; GFX6-IEEE-NEXT: v_div_scale_f32 v4, vcc, v1, v0, v1
245 ; GFX6-FLUSH-NEXT: v_div_scale_f32 v4, vcc, v1, v0, v1
307 ; GFX6-IEEE-NEXT: v_div_scale_f32 v4, vcc, v1, v0, v1
415 ; GFX6-IEEE-NEXT: v_div_scale_f32 v4, vcc, v1, v0, v1
[all …]
H A Dllvm.amdgcn.div.scale.ll23 ; GFX7-NEXT: v_div_scale_f32 v0, s[2:3], v0, v0, v2
43 ; GFX8-NEXT: v_div_scale_f32 v2, s[2:3], v1, v1, v0
58 ; GFX10-NEXT: v_div_scale_f32 v0, s2, v2, v2, v1
72 ; GFX11-NEXT: v_div_scale_f32 v0, null, v0, v0, v1
105 ; GFX7-NEXT: v_div_scale_f32 v0, s[2:3], v2, v0, v2
140 ; GFX10-NEXT: v_div_scale_f32 v0, s2, v1, v2, v1
154 ; GFX11-NEXT: v_div_scale_f32 v0, null, v1, v0, v1
394 ; GFX10-NEXT: v_div_scale_f32 v0, s0, v0, v0, s0
467 ; GFX10-NEXT: v_div_scale_f32 v0, s0, s0, v0, s0
540 ; GFX10-NEXT: v_div_scale_f32 v0, s0, s0, s0, v0
[all …]
H A Dfrem.ll16 ; CI-NEXT: v_div_scale_f32 v2, s[0:1], v1, v1, v0
17 ; CI-NEXT: v_div_scale_f32 v3, vcc, v0, v1, v0
170 ; CI-NEXT: v_div_scale_f32 v2, vcc, s2, v0, s2
199 ; VI-NEXT: v_div_scale_f32 v2, vcc, s2, v0, s2
505 ; CI-NEXT: v_div_scale_f32 v3, vcc, v0, v1, v0
524 ; CI-NEXT: v_div_scale_f32 v4, vcc, v1, v2, v1
607 ; CI-NEXT: v_div_scale_f32 v3, vcc, v0, v1, v0
626 ; CI-NEXT: v_div_scale_f32 v4, vcc, v1, v2, v1
644 ; CI-NEXT: v_div_scale_f32 v5, vcc, v2, v3, v2
662 ; CI-NEXT: v_div_scale_f32 v6, vcc, v3, v4, v3
[all …]
H A Dconstant-bus-restriction.ll219 ; GFX9-NEXT: v_div_scale_f32 v0, s[0:1], s2, v0, s2
224 ; GFX10-NEXT: v_div_scale_f32 v0, s0, s2, s3, s2
229 ; GFX11-NEXT: v_div_scale_f32 v0, null, s2, s3, s2
240 ; GFX9-NEXT: v_div_scale_f32 v0, s[0:1], v0, v0, s2
245 ; GFX10-NEXT: v_div_scale_f32 v0, s0, s3, s3, s2
250 ; GFX11-NEXT: v_div_scale_f32 v0, null, s3, s3, s2
/llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/
H A Dllvm.powi.ll58 ; GFX7-NEXT: v_div_scale_f32 v1, s[4:5], v0, v0, 1.0
60 ; GFX7-NEXT: v_div_scale_f32 v3, vcc, 1.0, v0, 1.0
74 ; GFX8-NEXT: v_div_scale_f32 v1, s[4:5], v0, v0, 1.0
75 ; GFX8-NEXT: v_div_scale_f32 v2, vcc, 1.0, v0, 1.0
105 ; GFX7-NEXT: v_div_scale_f32 v1, s[4:5], v0, v0, 1.0
107 ; GFX7-NEXT: v_div_scale_f32 v3, vcc, 1.0, v0, 1.0
122 ; GFX8-NEXT: v_div_scale_f32 v1, s[4:5], v0, v0, 1.0
123 ; GFX8-NEXT: v_div_scale_f32 v2, vcc, 1.0, v0, 1.0
201 ; GFX7-NEXT: v_div_scale_f32 v1, s[4:5], v0, v0, 1.0
203 ; GFX7-NEXT: v_div_scale_f32 v3, vcc, 1.0, v0, 1.0
[all …]
H A Dfdiv32-to-rcp-folding.ll236 ; GCN-DENORM-DAG: v_div_scale_f32 {{.*}}, 2.0{{$}}
325 ; GCN-DENORM-DAG: v_div_scale_f32
327 ; GCN-DENORM-DAG: v_div_scale_f32
394 ; GCN-DAG: v_div_scale_f32
396 ; GCN-DAG: v_div_scale_f32
407 ; GCN-DAG: v_div_scale_f32
409 ; GCN-DAG: v_div_scale_f32
420 ; GCN-DAG: v_div_scale_f32
422 ; GCN-DAG: v_div_scale_f32
434 ; GCN-DAG: v_div_scale_f32
[all …]
H A Dfdiv.ll18 ; GCN: v_div_scale_f32 [[NUM_SCALE:v[0-9]+]]
19 ; GCN-DAG: v_div_scale_f32 [[DEN_SCALE:v[0-9]+]]
47 ; GCN: v_div_scale_f32 [[NUM_SCALE:v[0-9]+]]
63 ; GFX10: v_div_scale_f32 [[DEN_SCALE:v[0-9]+]]
169 ; GCN: v_div_scale_f32
170 ; GCN: v_div_scale_f32
171 ; GCN: v_div_scale_f32
172 ; GCN: v_div_scale_f32
292 ; GCN: v_div_scale_f32 [[NUM_SCALE:v[0-9]+]]
321 ; GCN: v_div_scale_f32 [[NUM_SCALE:v[0-9]+]]
[all …]
H A Dllvm.amdgcn.div.scale.ll11 ; SI: v_div_scale_f32 [[RESULT0:v[0-9]+]], [[RESULT1:s\[[0-9]+:[0-9]+\]]], [[B]], [[B]], [[A]]
31 ; SI: v_div_scale_f32 [[RESULT0:v[0-9]+]], [[RESULT1:s\[[0-9]+:[0-9]+\]]], [[A]], [[B]], [[A]]
91 ; SI: v_div_scale_f32 [[RESULT0:v[0-9]+]], [[RESULT1:s\[[0-9]+:[0-9]+\]]], [[B]], [[B]], [[A]]
109 ; SI: v_div_scale_f32 [[RESULT0:v[0-9]+]], [[RESULT1:s\[[0-9]+:[0-9]+\]]], [[A]], [[B]], [[A]]
127 ; SI: v_div_scale_f32 [[RESULT0:v[0-9]+]], [[RESULT1:s\[[0-9]+:[0-9]+\]]], [[B]], [[B]], [[A]]
145 ; SI: v_div_scale_f32 [[RESULT0:v[0-9]+]], [[RESULT1:s\[[0-9]+:[0-9]+\]]], [[A]], [[B]], [[A]]
292 ; SI: v_div_scale_f32 [[RESULT0:v[0-9]+]], [[RESULT1:s\[[0-9]+:[0-9]+\]]], [[A]], [[A]], 1.0
308 ; SI: v_div_scale_f32 [[RESULT0:v[0-9]+]], [[RESULT1:s\[[0-9]+:[0-9]+\]]], 2.0, 2.0, [[A]]
414 ; SI: v_div_scale_f32 v{{[0-9]+}}, s{{\[[0-9]+:[0-9]+\]}}, [[K]], v{{[0-9]+}}, [[K]]
424 ; SI: v_div_scale_f32 v{{[0-9]+}}, s{{\[[0-9]+:[0-9]+\]}}, [[K]], [[K]], v{{[0-9]+}}
[all …]
H A Dfrem.ll31 ; SI-NEXT: v_div_scale_f32 v2, vcc, v0, v1, v0
32 ; SI-NEXT: v_div_scale_f32 v3, s[0:1], v1, v1, v0
72 ; CI-NEXT: v_div_scale_f32 v3, s[0:1], v1, v1, v0
73 ; CI-NEXT: v_div_scale_f32 v2, vcc, v0, v1, v0
509 ; SI-NEXT: v_div_scale_f32 v2, vcc, v0, v1, v0
546 ; CI-NEXT: v_div_scale_f32 v2, vcc, v0, v1, v0
580 ; VI-NEXT: v_div_scale_f32 v3, vcc, v4, v2, v4
1587 ; SI-NEXT: v_div_scale_f32 v4, vcc, v0, v2, v0
1605 ; SI-NEXT: v_div_scale_f32 v2, vcc, v1, v3, v1
1651 ; CI-NEXT: v_div_scale_f32 v4, vcc, v0, v2, v0
[all …]
H A Dfdiv.f16.ll12 ; SI: v_div_scale_f32
13 ; SI-DAG: v_div_scale_f32
H A Dllvm.amdgcn.rcp.ll56 ; SI: v_div_scale_f32
H A Dwave32.ll354 ; GFX1032: v_div_scale_f32 v{{[0-9]+}}, s{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}}
355 ; GFX1064: v_div_scale_f32 v{{[0-9]+}}, s[{{[0-9:]+}}], v{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}}
472 ; GFX1032: v_div_scale_f32 v{{[0-9]+}}, s{{[0-9]+}}, s{{[0-9]+}}, s{{[0-9]+}}, s{{[0-9]+}}
473 ; GFX1064: v_div_scale_f32 v{{[0-9]+}}, s{{\[[0-9]+:[0-9]+\]}}, s{{[0-9]+}}, s{{[0-9]+}}, s{{[0-9]+…
475 ; GFX1032: v_div_scale_f32 v{{[0-9]+}}, vcc_lo, s{{[0-9]+}}, s{{[0-9]+}}, s{{[0-9]+}}
476 ; GFX1064: v_div_scale_f32 v{{[0-9]+}}, vcc, s{{[0-9]+}}, s{{[0-9]+}}, s{{[0-9]+}}
H A Dearly-if-convert.ll160 ; GCN: v_div_scale_f32
/llvm-project-15.0.7/llvm/test/MC/AMDGPU/
H A Dvop3.s426 v_div_scale_f32 v24, vcc, v22, v22, v20 label
430 v_div_scale_f32 v24, vcc, -v22, v22, v20 label
434 v_div_scale_f32 v24, vcc, v22, -v22, v20 clamp label
438 v_div_scale_f32 v24, vcc, v22, v22, -v20 clamp div:2 label
442 v_div_scale_f32 v24, s[10:11], v22, v22, v20 label
446 v_div_scale_f32 v24, vcc, v22, 1.0, v22 label
450 v_div_scale_f32 v24, vcc, v22, v22, -2.0 label
454 v_div_scale_f32 v24, vcc, v22, v22, 0xc0000000 label
H A Dvop3-errs.s9 v_div_scale_f32 v24, vcc, v22, 1.1, v22 label
97 v_div_scale_f32 v24, vcc, v22, v22, |v20| label
H A Dgfx10_asm_vop3.s6796 v_div_scale_f32 v5, s0, v1, v2, v3 label
6808 v_div_scale_f32 v5, s0, s1, v2, v3 label
6828 v_div_scale_f32 v5, s0, m0, v2, v3 label
6840 v_div_scale_f32 v5, s0, 0, v2, v3 label
6844 v_div_scale_f32 v5, s0, -1, v2, v3 label
6860 v_div_scale_f32 v5, s0, v1, s2, v3 label
6880 v_div_scale_f32 v5, s0, v1, m0, v3 label
6892 v_div_scale_f32 v5, s0, v1, 0, v3 label
6896 v_div_scale_f32 v5, s0, v1, -1, v3 label
6912 v_div_scale_f32 v5, s0, v1, v2, s3 label
[all …]
H A Dgfx7_asm_vop3_e64.s8814 v_div_scale_f32 v5, vcc, v1, v2, v3 label
8823 v_div_scale_f32 v5, vcc, s1, v2, v3 label
8856 v_div_scale_f32 v5, vcc, m0, v2, v3 label
8865 v_div_scale_f32 v5, vcc, 0, v2, v3 label
8868 v_div_scale_f32 v5, vcc, -1, v2, v3 label
8892 v_div_scale_f32 v5, vcc, v1, s2, v3 label
8925 v_div_scale_f32 v5, vcc, v1, m0, v3 label
8934 v_div_scale_f32 v5, vcc, v1, 0, v3 label
8937 v_div_scale_f32 v5, vcc, v1, -1, v3 label
8958 v_div_scale_f32 v5, vcc, v1, v2, s3 label
[all …]
H A Dgfx8_asm_vop3_e64.s7023 v_div_scale_f32 v5, vcc, v1, v2, v3 label
7032 v_div_scale_f32 v5, vcc, s1, v2, v3 label
7065 v_div_scale_f32 v5, vcc, m0, v2, v3 label
7074 v_div_scale_f32 v5, vcc, 0, v2, v3 label
7077 v_div_scale_f32 v5, vcc, -1, v2, v3 label
7101 v_div_scale_f32 v5, vcc, v1, s2, v3 label
7134 v_div_scale_f32 v5, vcc, v1, m0, v3 label
7143 v_div_scale_f32 v5, vcc, v1, 0, v3 label
7146 v_div_scale_f32 v5, vcc, v1, -1, v3 label
7167 v_div_scale_f32 v5, vcc, v1, v2, s3 label
[all …]
H A Dwave_any.s201 v_div_scale_f32 v2, s2, v0, v0, v2 label
204 v_div_scale_f32 v2, s[2:3], v0, v0, v2 label
H A Dgfx9_asm_vop3_e64.s5907 v_div_scale_f32 v5, vcc, v1, v2, v3 label
5916 v_div_scale_f32 v5, vcc, s1, v2, v3 label
5937 v_div_scale_f32 v5, vcc, m0, v2, v3 label
5946 v_div_scale_f32 v5, vcc, 0, v2, v3 label
5949 v_div_scale_f32 v5, vcc, -1, v2, v3 label
5973 v_div_scale_f32 v5, vcc, v1, s2, v3 label
5994 v_div_scale_f32 v5, vcc, v1, m0, v3 label
6003 v_div_scale_f32 v5, vcc, v1, 0, v3 label
6006 v_div_scale_f32 v5, vcc, v1, -1, v3 label
6027 v_div_scale_f32 v5, vcc, v1, v2, s3 label
[all …]
H A Dwave32.s386 v_div_scale_f32 v2, s2, v0, v0, v2 label
390 v_div_scale_f32 v2, s[2:3], v0, v0, v2 label
/llvm-project-15.0.7/llvm/test/MC/Disassembler/AMDGPU/
H A Dwave32.txt142 # GFX1032: v_div_scale_f32 v2, s2, v0, v0, v2
143 # GFX1064: v_div_scale_f32 v2, s[2:3], v0, v0, v2
H A Dvop3_vi.txt225 # VI: v_div_scale_f32 v24, vcc, v22, v22, v20 ; encoding: [0x18,0x6a,0xe0,0xd1,0x16,0x2d,0x52,0x0…
228 # VI: v_div_scale_f32 v24, vcc, s10, v22, v20 ; encoding: [0x18,0x6a,0xe0,0xd1,0x0a,0x2c,0x52,0x0…
231 # VI: v_div_scale_f32 v24, s[10:11], v22, v22, v20 ; encoding: [0x18,0x0a,0xe0,0xd1,0x16,0x2d,0x5…
234 # VI: v_div_scale_f32 v24, vcc, v22, 1.0, v22 ; encoding: [0x18,0x6a,0xe0,0xd1,0x16,0xe5,0x59,0x0…
237 # VI: v_div_scale_f32 v24, vcc, v22, v22, -2.0 ; encoding: [0x18,0x6a,0xe0,0xd1,0x16,0x2d,0xd6,0x…
240 # VI: v_div_scale_f32 v24, vcc, v22, v22, -2.0 ; encoding: [0x18,0x6a,0xe0,0xd1,0x16,0x2d,0xd6,0x…
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DVOP3Instructions.td225 defm V_DIV_SCALE_F32 : VOP3Inst_Pseudo_Wrapper <"v_div_scale_f32", VOP3b_F32_I1_F32_F32_F32> ;
918 defm V_DIV_SCALE_F32 : VOP3be_Real_gfx11<0x2fc, "V_DIV_SCALE_F32", "v_div_scale_f32">;

12