| /llvm-project-15.0.7/mlir/tools/mlir-tblgen/ |
| H A D | LLVMIRIntrinsicGen.cpp | 75 case llvm::MVT::vAny: in getOverloadableTypeIdxs()
|
| /llvm-project-15.0.7/llvm/utils/TableGen/ |
| H A D | CodeGenTarget.cpp | 70 case MVT::vAny: return "MVT::vAny"; in getEnumName() 759 VT == MVT::iAny || VT == MVT::vAny) && in CodeGenIntrinsic() 795 VT == MVT::iAny || VT == MVT::vAny) && in CodeGenIntrinsic()
|
| H A D | IntrinsicEmitter.cpp | 365 case MVT::vAny: ++Tmp; LLVM_FALLTHROUGH; in EncodeFixedType() 448 case MVT::vAny: in UpdateArgCodes()
|
| H A D | CodeGenDAGPatterns.cpp | 863 case MVT::vAny: in expandOverloads()
|
| /llvm-project-15.0.7/llvm/include/llvm/Support/ |
| H A D | MachineValueType.h | 306 vAny = 251, enumerator 462 SimpleTy == MVT::fAny || SimpleTy == MVT::vAny || in isOverloaded() 894 case vAny: in getSizeInBits()
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | ValueTypes.h | 211 return (V==MVT::iAny || V==MVT::fAny || V==MVT::vAny || V==MVT::iPTRAny); in isOverloaded()
|
| H A D | ValueTypes.td | 237 def vAny : ValueType<0, 251>;
|
| /llvm-project-15.0.7/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfoVVLPatterns.td | 300 def SplatPat : ComplexPattern<vAny, 1, "selectVSplat", [], [], 1>; 301 def SplatPat_simm5 : ComplexPattern<vAny, 1, "selectVSplatSimm5", [], [], 2>; 302 def SplatPat_uimm5 : ComplexPattern<vAny, 1, "selectVSplatUimm5", [], [], 2>; 304 : ComplexPattern<vAny, 1, "selectVSplatSimm5Plus1", [], [], 2>; 306 : ComplexPattern<vAny, 1, "selectVSplatSimm5Plus1NonZero", [], [], 2>;
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsMSAInstrInfo.td | 317 def vsplat_uimm_pow2 : ComplexPattern<vAny, 1, "selectVSplatUimmPow2", 322 def vsplat_uimm_inv_pow2 : ComplexPattern<vAny, 1, "selectVSplatUimmInvPow2", 328 : SplatComplexPattern<vsplat_uimm3, vAny, 1, "selectVSplatMaskL", 331 : SplatComplexPattern<vsplat_uimm4, vAny, 1, "selectVSplatMaskL", 334 : SplatComplexPattern<vsplat_uimm5, vAny, 1, "selectVSplatMaskL", 337 : SplatComplexPattern<vsplat_uimm6, vAny, 1, "selectVSplatMaskL", 343 : SplatComplexPattern<vsplat_uimm3, vAny, 1, "selectVSplatMaskR", 346 : SplatComplexPattern<vsplat_uimm4, vAny, 1, "selectVSplatMaskR", 349 : SplatComplexPattern<vsplat_uimm5, vAny, 1, "selectVSplatMaskR", 352 : SplatComplexPattern<vsplat_uimm6, vAny, 1, "selectVSplatMaskR",
|
| H A D | MipsInstrInfo.td | 1015 def vsplat_uimm # I : Operand<vAny> { 1044 def vsplat_simm # I : Operand<vAny> {
|
| /llvm-project-15.0.7/llvm/include/llvm/IR/ |
| H A D | Intrinsics.td | 241 def llvm_anyvector_ty : LLVMType<vAny>;
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | SVEInstrFormats.td | 453 def SVEDup0 : ComplexPattern<vAny, 0, "SelectDupZero", []>; 454 def SVEDup0Undef : ComplexPattern<vAny, 0, "SelectDupZeroOrUndef", []>;
|