Home
last modified time | relevance | path

Searched refs:v2f64 (Results 1 – 25 of 490) sorted by relevance

12345678910>>...20

/llvm-project-15.0.7/llvm/test/CodeGen/ARM/
H A Dvfloatintrinsics.ll283 %1 = call %v2f64 @llvm.pow.v2f64(%v2f64 %a, %v2f64 %b)
317 define %v2f64 @test_v2f64.fma(%v2f64 %a, %v2f64 %b, %v2f64 %c) {
319 %1 = call %v2f64 @llvm.fma.v2f64(%v2f64 %a, %v2f64 %b, %v2f64 %c)
360 declare %v2f64 @llvm.sqrt.v2f64(%v2f64) #0
362 declare %v2f64 @llvm.sin.v2f64(%v2f64) #0
363 declare %v2f64 @llvm.cos.v2f64(%v2f64) #0
364 declare %v2f64 @llvm.pow.v2f64(%v2f64, %v2f64) #0
365 declare %v2f64 @llvm.exp.v2f64(%v2f64) #0
366 declare %v2f64 @llvm.exp2.v2f64(%v2f64) #0
367 declare %v2f64 @llvm.log.v2f64(%v2f64) #0
[all …]
/llvm-project-15.0.7/llvm/test/Assembler/
H A Dinvalid-vecreduce.ll4 ; CHECK-NEXT: ptr @llvm.vector.reduce.fadd.f32.f64.v2f64
6 %res = call float @llvm.vector.reduce.fadd.f32.f64.v2f64(double %acc, <2 x double> %in)
11 ; CHECK-NEXT: ptr @llvm.vector.reduce.fadd.f64.f32.v2f64
18 ; CHECK-NEXT: ptr @llvm.vector.reduce.fadd.v2f64.f64.v2f64
20 %res = call <2 x double> @llvm.vector.reduce.fadd.v2f64.f64.v2f64(double %acc, <2 x double> %in)
25 ; CHECK-NEXT: ptr @llvm.vector.reduce.fadd.f64.v2f64.v2f64
27 %res = call double @llvm.vector.reduce.fadd.f64.v2f64.v2f64(<2 x double> %acc, <2 x double> %in)
31 declare float @llvm.vector.reduce.fadd.f32.f64.v2f64(double %acc, <2 x double> %in)
32 declare double @llvm.vector.reduce.fadd.f64.f32.v2f64(float %acc, <2 x double> %in)
33 declare double @llvm.vector.reduce.fadd.f64.v2f64.v2f64(<2 x double> %acc, <2 x double> %in)
[all …]
/llvm-project-15.0.7/llvm/test/CodeGen/AArch64/
H A Darm64-vfloatintrinsics.ll953 %1 = call %v2f64 @llvm.pow.v2f64(%v2f64 %a, %v2f64 %b)
1005 define %v2f64 @test_v2f64.fma(%v2f64 %a, %v2f64 %b, %v2f64 %c) {
1008 %1 = call %v2f64 @llvm.fma.v2f64(%v2f64 %a, %v2f64 %b, %v2f64 %c)
1069 declare %v2f64 @llvm.sqrt.v2f64(%v2f64) #0
1071 declare %v2f64 @llvm.sin.v2f64(%v2f64) #0
1072 declare %v2f64 @llvm.cos.v2f64(%v2f64) #0
1073 declare %v2f64 @llvm.pow.v2f64(%v2f64, %v2f64) #0
1074 declare %v2f64 @llvm.exp.v2f64(%v2f64) #0
1075 declare %v2f64 @llvm.exp2.v2f64(%v2f64) #0
1076 declare %v2f64 @llvm.log.v2f64(%v2f64) #0
[all …]
H A Dvecreduce-propagate-sd-flags.ll5 ; This test check that when v4f64 gets broken down to two v2f64 it maintains
12 ; CHECK: Legalizing node: [[VTWOA:t.*]]: v2f64 = BUILD_VECTOR
13 ; CHECK: Legally typed node: [[VTWOA]]: v2f64 = BUILD_VECTOR
14 ; CHECK: Legalizing node: [[VTWOB:t.*]]: v2f64 = BUILD_VECTOR
15 ; CHECK: Legally typed node: [[VTWOB]]: v2f64 = BUILD_VECTOR
16 ; CHECK: Legalizing node: t30: v2f64 = fmaxnum nnan reassoc [[VTWOB]], [[VTWOA]]
H A Darm64_32-neon.ll33 declare {%vec, %vec} @llvm.aarch64.neon.ld2r.v2f64.p0i8(i8*)
37 %res = call {%vec, %vec} @llvm.aarch64.neon.ld2r.v2f64.p0i8(i8* %addr)
41 declare {%vec, %vec} @llvm.aarch64.neon.ld2lane.v2f64.p0i8(%vec, %vec, i64, i8*)
49 declare void @llvm.aarch64.neon.st2.v2f64.p0i8(%vec, %vec, i8*)
53 call void @llvm.aarch64.neon.st2.v2f64.p0i8(%vec %in1, %vec %in2, i8* %addr)
57 declare void @llvm.aarch64.neon.st2lane.v2f64.p0i8(%vec, %vec, i64, i8*)
61 call void @llvm.aarch64.neon.st2lane.v2f64.p0i8(%vec %in1, %vec %in2, i64 1, i8* %addr)
65 declare {%vec, %vec} @llvm.aarch64.neon.ld2.v2f64.p0i8(i8*)
71 %vecs = call {%vec, %vec} @llvm.aarch64.neon.ld2.v2f64.p0i8(i8* %addr)
99 call void @llvm.aarch64.neon.st2.v2f64.p0i8(%vec %in1, %vec %in2, i8* %addr)
[all …]
H A Darm64-fminv.ll20 %min = call double @llvm.aarch64.neon.fminv.f64.v2f64(<2 x double> %in)
26 declare double @llvm.aarch64.neon.fminv.f64.v2f64(<2 x double>)
45 %max = call double @llvm.aarch64.neon.fmaxv.f64.v2f64(<2 x double> %in)
51 declare double @llvm.aarch64.neon.fmaxv.f64.v2f64(<2 x double>)
70 %minnm = call double @llvm.aarch64.neon.fminnmv.f64.v2f64(<2 x double> %in)
76 declare double @llvm.aarch64.neon.fminnmv.f64.v2f64(<2 x double>)
95 %maxnm = call double @llvm.aarch64.neon.fmaxnmv.f64.v2f64(<2 x double> %in)
101 declare double @llvm.aarch64.neon.fmaxnmv.f64.v2f64(<2 x double>)
H A Dfp-intrinsics-vector.ll838 declare <2 x i32> @llvm.experimental.constrained.fptosi.v2i32.v2f64(<2 x double>, metadata)
839 declare <2 x i32> @llvm.experimental.constrained.fptoui.v2i32.v2f64(<2 x double>, metadata)
840 declare <2 x i64> @llvm.experimental.constrained.fptosi.v2i64.v2f64(<2 x double>, metadata)
841 declare <2 x i64> @llvm.experimental.constrained.fptoui.v2i64.v2f64(<2 x double>, metadata)
846 declare <2 x double> @llvm.experimental.constrained.sqrt.v2f64(<2 x double>, metadata, metadata)
851 declare <2 x double> @llvm.experimental.constrained.ceil.v2f64(<2 x double>, metadata)
852 declare <2 x double> @llvm.experimental.constrained.floor.v2f64(<2 x double>, metadata)
853 declare <2 x double> @llvm.experimental.constrained.round.v2f64(<2 x double>, metadata)
854 declare <2 x double> @llvm.experimental.constrained.roundeven.v2f64(<2 x double>, metadata)
855 declare <2 x double> @llvm.experimental.constrained.trunc.v2f64(<2 x double>, metadata)
[all …]
H A Dpow.75.ll7 declare <2 x double> @llvm.pow.v2f64(<2 x double>, <2 x double>)
40 ; CHECK: Combining: {{.*}}: v2f64 = fpow nnan ninf nsz arcp contract afn reassoc [[X:t[0-9]+]], {{.…
41 ; CHECK-NEXT: Creating new node: [[SQRT:t[0-9]+]]: v2f64 = fsqrt nnan ninf nsz arcp contract afn re…
42 ; CHECK-NEXT: Creating new node: [[SQRTSQRT:t[0-9]+]]: v2f64 = fsqrt nnan ninf nsz arcp contract af…
43 ; CHECK-NEXT: Creating new node: [[R:t[0-9]+]]: v2f64 = fmul nnan ninf nsz arcp contract afn reasso…
44 ; CHECK-NEXT: ... into: [[R]]: v2f64 = fmul nnan ninf nsz arcp contract afn reassoc [[SQRT]], [[SQ…
45 …%r = call fast <2 x double> @llvm.pow.v2f64(<2 x double> %x, <2 x double> <double 7.5e-1, double 7…
H A Darm64-vminmaxnm.ll20 …%vmaxnm2.i = tail call <2 x double> @llvm.aarch64.neon.fmaxnm.v2f64(<2 x double> %a, <2 x double> …
41 …%vminnm2.i = tail call <2 x double> @llvm.aarch64.neon.fminnm.v2f64(<2 x double> %a, <2 x double> …
59 declare <2 x double> @llvm.aarch64.neon.fminnm.v2f64(<2 x double>, <2 x double>) nounwind readnone
62 declare <2 x double> @llvm.aarch64.neon.fmaxnm.v2f64(<2 x double>, <2 x double>) nounwind readnone
71 %max = call double @llvm.aarch64.neon.fmaxnmv.f64.v2f64(<2 x double> %in)
78 %min = call double @llvm.aarch64.neon.fminnmv.f64.v2f64(<2 x double> %in)
82 declare double @llvm.aarch64.neon.fmaxnmv.f64.v2f64(<2 x double>)
83 declare double @llvm.aarch64.neon.fminnmv.f64.v2f64(<2 x double>)
H A Darm64-vcvt.ll518 %tmp3 = call <2 x double> @llvm.round.v2f64(<2 x double> %A)
524 declare <2 x double> @llvm.round.v2f64(<2 x double>) nounwind readnone
549 %tmp3 = call <2 x double> @llvm.nearbyint.v2f64(<2 x double> %A)
580 %tmp3 = call <2 x double> @llvm.floor.v2f64(<2 x double> %A)
586 declare <2 x double> @llvm.floor.v2f64(<2 x double>) nounwind readnone
611 %tmp3 = call <2 x double> @llvm.roundeven.v2f64(<2 x double> %A)
645 %tmp3 = call <2 x double> @llvm.ceil.v2f64(<2 x double> %A)
651 declare <2 x double> @llvm.ceil.v2f64(<2 x double>) nounwind readnone
676 %tmp3 = call <2 x double> @llvm.rint.v2f64(<2 x double> %A)
682 declare <2 x double> @llvm.rint.v2f64(<2 x double>) nounwind readnone
[all …]
/llvm-project-15.0.7/llvm/test/CodeGen/SystemZ/
H A Dvec-round-01.ll1 ; Test v2f64 rounding.
11 declare <2 x double> @llvm.rint.v2f64(<2 x double>)
12 declare <2 x double> @llvm.nearbyint.v2f64(<2 x double>)
13 declare <2 x double> @llvm.floor.v2f64(<2 x double>)
14 declare <2 x double> @llvm.ceil.v2f64(<2 x double>)
15 declare <2 x double> @llvm.trunc.v2f64(<2 x double>)
16 declare <2 x double> @llvm.round.v2f64(<2 x double>)
22 %res = call <2 x double> @llvm.rint.v2f64(<2 x double> %val)
38 %res = call <2 x double> @llvm.floor.v2f64(<2 x double> %val)
46 %res = call <2 x double> @llvm.ceil.v2f64(<2 x double> %val)
[all …]
H A Dvec-strict-conv-01.ll5 declare <2 x i64> @llvm.experimental.constrained.fptoui.v2i64.v2f64(<2 x double>, metadata)
6 declare <2 x i64> @llvm.experimental.constrained.fptosi.v2i64.v2f64(<2 x double>, metadata)
7 declare <2 x double> @llvm.experimental.constrained.uitofp.v2f64.v2i64(<2 x i64>, metadata, metadat…
8 declare <2 x double> @llvm.experimental.constrained.sitofp.v2f64.v2i64(<2 x i64>, metadata, metadat…
10 declare <2 x i32> @llvm.experimental.constrained.fptoui.v2i32.v2f64(<2 x double>, metadata)
11 declare <2 x i32> @llvm.experimental.constrained.fptosi.v2i32.v2f64(<2 x double>, metadata)
12 declare <2 x double> @llvm.experimental.constrained.uitofp.v2f64.v2i32(<2 x i32>, metadata, metadat…
13 declare <2 x double> @llvm.experimental.constrained.sitofp.v2f64.v2i32(<2 x i32>, metadata, metadat…
25 %dwords = call <2 x i64> @llvm.experimental.constrained.fptosi.v2i64.v2f64(<2 x double> %doubles,
35 %dwords = call <2 x i64> @llvm.experimental.constrained.fptoui.v2i64.v2f64(<2 x double> %doubles,
[all …]
H A Dvec-strict-round-01.ll1 ; Test strict v2f64 rounding.
13 declare <2 x double> @llvm.experimental.constrained.floor.v2f64(<2 x double>, metadata)
14 declare <2 x double> @llvm.experimental.constrained.ceil.v2f64(<2 x double>, metadata)
15 declare <2 x double> @llvm.experimental.constrained.trunc.v2f64(<2 x double>, metadata)
16 declare <2 x double> @llvm.experimental.constrained.round.v2f64(<2 x double>, metadata)
22 %res = call <2 x double> @llvm.experimental.constrained.rint.v2f64(
33 %res = call <2 x double> @llvm.experimental.constrained.nearbyint.v2f64(
44 %res = call <2 x double> @llvm.experimental.constrained.floor.v2f64(
54 %res = call <2 x double> @llvm.experimental.constrained.ceil.v2f64(
64 %res = call <2 x double> @llvm.experimental.constrained.trunc.v2f64(
[all …]
H A Dvec-strict-cmp-02.ll1 ; Test f64 and v2f64 strict comparisons.
10 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmp.v2f64(
25 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmp.v2f64(
38 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmp.v2f64(
51 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmp.v2f64(
64 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmp.v2f64(
77 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmp.v2f64(
92 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmp.v2f64(
106 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmp.v2f64(
120 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmp.v2f64(
[all …]
H A Dvec-strict-cmps-02.ll1 ; Test f64 and v2f64 signaling comparisons on z14.
10 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmps.v2f64(
25 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmps.v2f64(
38 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmps.v2f64(
51 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmps.v2f64(
64 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmps.v2f64(
77 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmps.v2f64(
92 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmps.v2f64(
106 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmps.v2f64(
120 %cmp = call <2 x i1> @llvm.experimental.constrained.fcmps.v2f64(
[all …]
H A Dvec-strict-mul-02.ll5 declare <2 x double> @llvm.experimental.constrained.fma.v2f64(<2 x double>, <2 x double>, <2 x doub…
7 ; Test a v2f64 multiply-and-add.
13 %ret = call <2 x double> @llvm.experimental.constrained.fma.v2f64 (
22 ; Test a v2f64 multiply-and-subtract.
29 %ret = call <2 x double> @llvm.experimental.constrained.fma.v2f64 (
H A Dvec-log-01.ll1 ; Test v2f64 logarithm.
5 declare <2 x double> @llvm.log.v2f64(<2 x double>)
13 %ret = call <2 x double> @llvm.log.v2f64(<2 x double> %val)
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMCallingConv.td32 // Handle all vector types as either f64 or v2f64.
44 CCIfType<[v2f64], CCAssignToStack<16, 4>>
58 // Handle all vector types as either f64 or v2f64.
73 // Handle all vector types as either f64 or v2f64.
77 CCIfType<[v2f64], CCAssignToReg<[Q0, Q1, Q2, Q3]>>,
93 // Handle all vector types as either f64 or v2f64.
97 CCIfType<[v2f64], CCAssignToReg<[Q0, Q1, Q2, Q3]>>,
110 // Handle all vector types as either f64 or v2f64.
114 CCIfType<[v2f64], CCAssignToReg<[Q4, Q5]>>,
144 CCIfType<[v2f64], CCIfAlign<"16",
[all …]
/llvm-project-15.0.7/llvm/test/Transforms/InstCombine/
H A Dmasked_intrinsics-inseltpoison.ll4 declare <2 x double> @llvm.masked.load.v2f64.p0v2f64(<2 x double>* %ptrs, i32, <2 x i1> %mask, <2 x…
5 declare void @llvm.masked.store.v2f64.p0v2f64(<2 x double> %val, <2 x double>* %ptrs, i32, <2 x i1>…
6 declare <2 x double> @llvm.masked.gather.v2f64.v2p0f64(<2 x double*> %ptrs, i32, <2 x i1> %mask, <2…
8 declare void @llvm.masked.scatter.v2f64.v2p0f64(<2 x double> %val, <2 x double*> %ptrs, i32, <2 x i…
81 …%res = call <2 x double> @llvm.masked.load.v2f64.p0v2f64(<2 x double>* %ptr, i32 4, <2 x i1> %mask…
95 …%res = call <2 x double> @llvm.masked.load.v2f64.p0v2f64(<2 x double>* %ptr, i32 4, <2 x i1> %mask…
109 …%res = call <2 x double> @llvm.masked.load.v2f64.p0v2f64(<2 x double>* %ptr, i32 4, <2 x i1> %mask…
124 …%res = call <2 x double> @llvm.masked.load.v2f64.p0v2f64(<2 x double>* %ptr, i32 4, <2 x i1> %mask…
148 …call void @llvm.masked.store.v2f64.p0v2f64(<2 x double> %val, <2 x double>* %ptr, i32 4, <2 x i1> …
157 …call void @llvm.masked.store.v2f64.p0v2f64(<2 x double> %val, <2 x double>* %ptr, i32 4, <2 x i1> …
[all …]
/llvm-project-15.0.7/llvm/test/CodeGen/Mips/msa/
H A Dbasic_operations_float.ll15 @v2f64 = global <2 x double> <double 0.0, double 0.0>
122 store volatile <2 x double> %3, <2 x double>*@v2f64
207 %1 = load <2 x double>, <2 x double>* @v2f64
229 %1 = load <2 x double>, <2 x double>* @v2f64
249 %1 = load <2 x double>, <2 x double>* @v2f64
250 ; O32-DAG: lw [[PTR_V:\$[0-9]+]], %got(v2f64)(
289 %1 = load <2 x double>, <2 x double>* @v2f64
296 store <2 x double> %2, <2 x double>* @v2f64
334 %1 = load <2 x double>, <2 x double>* @v2f64
335 ; O32-DAG: lw [[PTR_V:\$[0-9]+]], %got(v2f64)(
[all …]
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCInstrVSX.td466 [(set v2f64:$XT, (any_fma v2f64:$XA, v2f64:$XB, v2f64:$XTi))]>,
498 [(set v2f64:$XT, (any_fma v2f64:$XA, v2f64:$XB, (fneg v2f64:$XTi)))]>,
2373 dag A0B0 = (v2f64 (XXPERMDI v2f64:$A, v2f64:$B, 0));
2374 dag A1B1 = (v2f64 (XXPERMDI v2f64:$A, v2f64:$B, 3));
2381 dag B1A1 = (v2f64 (XXPERMDI v2f64:$B, v2f64:$A, 0));
2382 dag B0A0 = (v2f64 (XXPERMDI v2f64:$B, v2f64:$A, 3));
2507 def : Pat<(PPCfnmsub v2f64:$A, v2f64:$B, v2f64:$C),
2509 def : Pat<(fneg (PPCfnmsub v2f64:$A, v2f64:$B, v2f64:$C)),
2511 def : Pat<(PPCfnmsub v2f64:$A, v2f64:$B, (fneg v2f64:$C)),
2705 def : Pat<(v2f64 (any_fmaxnum v2f64:$src1, v2f64:$src2)),
[all …]
/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/
H A Dpow.75.ll8 declare <2 x double> @llvm.pow.v2f64(<2 x double>, <2 x double>)
41 ; CHECK: Combining: {{.*}}: v2f64 = fpow ninf afn [[X:t[0-9]+]], {{.*}}
42 ; CHECK-NEXT: Creating new node: [[SQRT:t[0-9]+]]: v2f64 = fsqrt ninf afn [[X]]
43 ; CHECK-NEXT: Creating new node: [[SQRTSQRT:t[0-9]+]]: v2f64 = fsqrt ninf afn [[SQRT]]
44 ; CHECK-NEXT: Creating new node: [[R:t[0-9]+]]: v2f64 = fmul ninf afn [[SQRT]], [[SQRTSQRT]]
45 ; CHECK-NEXT: ... into: [[R]]: v2f64 = fmul ninf afn [[SQRT]], [[SQRTSQRT]]
46 …%r = call ninf afn <2 x double> @llvm.pow.v2f64(<2 x double> %x, <2 x double> <double 7.5e-1, doub…
/llvm-project-15.0.7/llvm/test/CodeGen/X86/
H A Dpow.75.ll7 declare <2 x double> @llvm.pow.v2f64(<2 x double>, <2 x double>)
40 ; CHECK: Combining: {{.*}}: v2f64 = fpow nnan ninf nsz arcp contract afn reassoc [[X:t[0-9]+]], {{.…
41 ; CHECK-NEXT: Creating new node: [[SQRT:t[0-9]+]]: v2f64 = fsqrt nnan ninf nsz arcp contract afn re…
42 ; CHECK-NEXT: Creating new node: [[SQRTSQRT:t[0-9]+]]: v2f64 = fsqrt nnan ninf nsz arcp contract af…
43 ; CHECK-NEXT: Creating new node: [[R:t[0-9]+]]: v2f64 = fmul nnan ninf nsz arcp contract afn reasso…
44 ; CHECK-NEXT: ... into: [[R]]: v2f64 = fmul nnan ninf nsz arcp contract afn reassoc [[SQRT]], [[SQ…
45 …%r = call fast <2 x double> @llvm.pow.v2f64(<2 x double> %x, <2 x double> <double 7.5e-1, double 7…
H A Dvec-strict-round-128.ll10 declare <2 x double> @llvm.experimental.constrained.ceil.v2f64(<2 x double>, metadata)
12 declare <2 x double> @llvm.experimental.constrained.floor.v2f64(<2 x double>, metadata)
14 declare <2 x double> @llvm.experimental.constrained.trunc.v2f64(<2 x double>, metadata)
16 declare <2 x double> @llvm.experimental.constrained.rint.v2f64(<2 x double>, metadata, metadata)
18 declare <2 x double> @llvm.experimental.constrained.nearbyint.v2f64(<2 x double>, metadata, metadat…
45 %res = call <2 x double> @llvm.experimental.constrained.ceil.v2f64(
75 %res = call <2 x double> @llvm.experimental.constrained.floor.v2f64(
105 %res = call <2 x double> @llvm.experimental.constrained.trunc.v2f64(
136 %res = call <2 x double> @llvm.experimental.constrained.rint.v2f64(
168 %res = call <2 x double> @llvm.experimental.constrained.nearbyint.v2f64(
/llvm-project-15.0.7/llvm/test/Transforms/LowerMatrixIntrinsics/
H A Dmultiply-fused.ll61 ; CHECK-NEXT: [[TMP13:%.*]] = call contract <2 x double> @llvm.fmuladd.v2f64(<2 x double> [[COL_…
65 ; CHECK-NEXT: [[TMP15:%.*]] = call contract <2 x double> @llvm.fmuladd.v2f64(<2 x double> [[COL_…
79 ; CHECK-NEXT: [[TMP18:%.*]] = call contract <2 x double> @llvm.fmuladd.v2f64(<2 x double> [[COL_…
81 ; CHECK-NEXT: [[TMP19:%.*]] = call contract <2 x double> @llvm.fmuladd.v2f64(<2 x double> [[COL_…
83 ; CHECK-NEXT: [[TMP20:%.*]] = call contract <2 x double> @llvm.fmuladd.v2f64(<2 x double> [[COL_…
85 ; CHECK-NEXT: [[TMP21:%.*]] = call contract <2 x double> @llvm.fmuladd.v2f64(<2 x double> [[COL_…
105 ; CHECK-NEXT: [[TMP24:%.*]] = call contract <2 x double> @llvm.fmuladd.v2f64(<2 x double> [[COL_…
109 ; CHECK-NEXT: [[TMP26:%.*]] = call contract <2 x double> @llvm.fmuladd.v2f64(<2 x double> [[COL_…
123 ; CHECK-NEXT: [[TMP29:%.*]] = call contract <2 x double> @llvm.fmuladd.v2f64(<2 x double> [[COL_…
288 ; CHECK-NEXT: [[TMP1:%.*]] = call contract <2 x double> @llvm.fmuladd.v2f64(<2 x double> [[COL_L…
[all …]

12345678910>>...20