Home
last modified time | relevance | path

Searched refs:tile2 (Results 1 – 4 of 4) sorted by relevance

/llvm-project-15.0.7/llvm/test/CodeGen/X86/AMX/
H A Damx-int8-intrinsics.ll22 declare void @llvm.x86.tdpbssd(i8 %tile0, i8 %tile1, i8 %tile2)
23 declare void @llvm.x86.tdpbsud(i8 %tile0, i8 %tile1, i8 %tile2)
24 declare void @llvm.x86.tdpbusd(i8 %tile0, i8 %tile1, i8 %tile2)
25 declare void @llvm.x86.tdpbuud(i8 %tile0, i8 %tile1, i8 %tile2)
H A Damx-bf16-intrinsics.ll13 declare void @llvm.x86.tdpbf16ps(i8 %tile0, i8 %tile1, i8 %tile2)
H A Damx-configO0toO0.ll909 %tile2.i = getelementptr inbounds %struct.__tile1024i_str, ptr %a42, i32 0, i32 3
910 %88 = load <256 x i32>, ptr %tile2.i, align 64
/llvm-project-15.0.7/polly/lib/External/ppcg/
H A Dgpu_group.c1311 struct gpu_array_tile *tile1, struct gpu_array_tile *tile2) in smaller_tile() argument
1318 size2 = gpu_array_tile_size(tile2); in smaller_tile()