| /llvm-project-15.0.7/llvm/test/MC/AArch64/SVE/ |
| H A D | tbl.s | 12 tbl z31.b, z31.b, z31.b label 18 tbl z31.h, z31.h, z31.h label 24 tbl z31.s, z31.s, z31.s label 30 tbl z31.d, z31.d, z31.d label 36 tbl z31.b, { z31.b }, z31.b label 42 tbl z31.h, { z31.h }, z31.h label 48 tbl z31.s, { z31.s }, z31.s label 54 tbl z31.d, { z31.d }, z31.d label
|
| H A D | tbl-diagnostics.s | 3 tbl z0.h, z0.h, z0.b label 8 tbl { z0.h }, z0.h, z0.h label 18 tbl z31.d, { z31.d }, z31.d label 24 tbl z31.d, { z31.d }, z31.d label
|
| /llvm-project-15.0.7/llvm/test/MC/AArch64/SVE2/ |
| H A D | tbl-diagnostics.s | 3 tbl z0.b, { z1.b, z2.b }, z3.h label 12 tbl z0.d, { }, z1.d label 17 tbl z0.d, { z1.d, z2.d, z3.d }, z4.d label 22 tbl z0.d, { z1.d, z2.b }, z3.d label 27 tbl z0.d, { z1.d, z21.d }, z3.d label 32 tbl z0.d, { v0.2d, v1.2d }, z1.d label 42 tbl z31.d, { z30.d, z31.d }, z31.d label 48 tbl z31.d, { z30.d, z31.d }, z31.d label
|
| H A D | tbl.s | 12 tbl z28.b, { z29.b, z30.b }, z31.b label 18 tbl z28.h, { z29.h, z30.h }, z31.h label 24 tbl z28.s, { z29.s, z30.s }, z31.s label 30 tbl z28.d, { z29.d, z30.d }, z31.d label
|
| /llvm-project-15.0.7/llvm/test/MC/AArch64/ |
| H A D | neon-tbl.s | 9 tbl v0.8b, { v1.16b }, v2.8b 10 tbl v0.8b, { v1.16b, v2.16b }, v2.8b 11 tbl v0.8b, { v1.16b, v2.16b, v3.16b }, v2.8b 12 tbl v0.8b, { v1.16b, v2.16b, v3.16b, v4.16b }, v2.8b 13 tbl v0.8b, { v31.16b, v0.16b, v1.16b, v2.16b }, v2.8b 21 tbl v0.16b, { v1.16b }, v2.16b 22 tbl v0.16b, { v1.16b, v2.16b }, v2.16b 23 tbl v0.16b, { v1.16b, v2.16b, v3.16b }, v2.16b 24 tbl v0.16b, { v1.16b, v2.16b, v3.16b, v4.16b }, v2.16b 25 tbl v0.16b, { v30.16b, v31.16b, v0.16b, v1.16b }, v2.16b
|
| H A D | arm64-advsimd.s | 1951 tbl.16b v2, {v4,v5,v6,v7}, v1 1952 tbl.8b v0, {v4,v5,v6,v7}, v1 1953 tbl.16b v2, {v5}, v1 1954 tbl.8b v0, {v5}, v1 1955 tbl.16b v2, {v5,v6,v7}, v1 1956 tbl.8b v0, {v5,v6,v7}, v1 1957 tbl.16b v2, {v6,v7}, v1 1958 tbl.8b v0, {v6,v7}, v1 1970 tbl v2.16b, {v5.16b}, v1.16b 1971 tbl v0.8b, {v5.16b}, v1.8b [all …]
|
| /llvm-project-15.0.7/llvm/test/Transforms/InstCombine/AArch64/ |
| H A D | sve-intrinsic-tbl-dupx.ll | 6 ; op2 = tbl(op1 dup_x(idx)) -> op2 = vector_splat(extractelement(op1, idx)) 17 …%out = call <vscale x 16 x i8> @llvm.aarch64.sve.tbl.nxv16i8(<vscale x 16 x i8> %data, <vscale x … 30 …%out = call <vscale x 8 x i16> @llvm.aarch64.sve.tbl.nxv8i16(<vscale x 8 x i16> %data, <vscale x … 43 …%out = call <vscale x 4 x i32> @llvm.aarch64.sve.tbl.nxv4i32(<vscale x 4 x i32> %data, <vscale x … 103 declare <vscale x 16 x i8> @llvm.aarch64.sve.tbl.nxv16i8( <vscale x 16 x i8>, <vscale x 16 x i8>) 104 declare <vscale x 8 x i16> @llvm.aarch64.sve.tbl.nxv8i16( <vscale x 8 x i16>, <vscale x 8 x i16>) 105 declare <vscale x 4 x i32> @llvm.aarch64.sve.tbl.nxv4i32( <vscale x 4 x i32>, <vscale x 4 x i32>) 106 declare <vscale x 2 x i64> @llvm.aarch64.sve.tbl.nxv2i64( <vscale x 2 x i64>, <vscale x 2 x i64>) 107 declare <vscale x 8 x half> @llvm.aarch64.sve.tbl.nxv8f16( <vscale x 8 x half>, <vscale x 8 x i16>) 108 declare <vscale x 4 x float> @llvm.aarch64.sve.tbl.nxv4f32( <vscale x 4 x float>, <vscale x 4 x i32… [all …]
|
| /llvm-project-15.0.7/third-party/benchmark/src/ |
| H A D | cycleclock.h | 92 uint32_t tbl, tbu0, tbu1; in Now() 97 : "=r"(tbu0), "=r"(tbl), "=r"(tbu1)); in Now() 98 tbl &= -static_cast<int32_t>(tbu0 == tbu1); in Now() 100 return (static_cast<uint64_t>(tbu1) << 32) | tbl; in Now()
|
| /llvm-project-15.0.7/libcxx/test/std/localization/locale.categories/category.ctype/facet.ctype.special/facet.ctype.char.members/ |
| H A D | ctor.pass.cpp | 26 explicit my_facet(const mask* tbl = 0, bool del = false, std::size_t refs = 0) in my_facet() argument 27 : std::ctype<char>(tbl, del, refs) {++count;} in my_facet()
|
| /llvm-project-15.0.7/llvm/test/CodeGen/AArch64/ |
| H A D | arm64-tbl.ll | 5 ; CHECK: tbl.8b 12 ; CHECK: tbl.16b 19 ; CHECK: tbl.8b 26 ; CHECK: tbl.16b 33 ; CHECK: tbl.8b 40 ; CHECK: tbl.16b 47 ; CHECK: tbl.8b 54 ; CHECK: tbl.16b
|
| H A D | shuffle-tbl34.ll | 115 ; CHECK-NEXT: tbl v0.8b, { v0.16b }, v1.8b 116 ; CHECK-NEXT: tbl v1.8b, { v2.16b }, v3.8b 118 ; CHECK-NEXT: tbl v0.16b, { v0.16b, v1.16b }, v2.16b 185 ; CHECK-NEXT: tbl v1.16b, { v0.16b }, v1.16b 186 ; CHECK-NEXT: tbl v0.16b, { v2.16b }, v3.16b 286 ; CHECK-NEXT: tbl v3.8b, { v2.16b }, v1.8b 287 ; CHECK-NEXT: tbl v2.8b, { v0.16b }, v1.8b 325 ; CHECK-NEXT: tbl v2.8b, { v2.16b }, v1.8b 326 ; CHECK-NEXT: tbl v0.8b, { v0.16b }, v1.8b 329 ; CHECK-NEXT: tbl v0.8b, { v0.16b }, v1.8b [all …]
|
| H A D | sve2-intrinsics-perm-tb.ll | 13 ; CHECK-NEXT: tbl z0.b, { z1.b, z2.b }, z3.b 26 ; CHECK-NEXT: tbl z0.h, { z1.h, z2.h }, z3.h 39 ; CHECK-NEXT: tbl z0.s, { z1.s, z2.s }, z3.s 52 ; CHECK-NEXT: tbl z0.d, { z1.d, z2.d }, z3.d 65 ; CHECK-NEXT: tbl z0.h, { z1.h, z2.h }, z3.h 78 ; CHECK-NEXT: tbl z0.h, { z1.h, z2.h }, z3.h 91 ; CHECK-NEXT: tbl z0.s, { z1.s, z2.s }, z3.s 104 ; CHECK-NEXT: tbl z0.d, { z1.d, z2.d }, z3.d
|
| H A D | arm64-2013-02-12-shufv8i8.ll | 4 ;CHECK: tbl.8b
|
| H A D | neon-widen-shuffle.ll | 143 ; CHECK-NEXT: tbl v0.16b, { v0.16b, v1.16b }, v2.16b 158 ; CHECK-NEXT: tbl v0.16b, { v0.16b, v1.16b }, v2.16b 173 ; CHECK-NEXT: tbl v0.16b, { v0.16b, v1.16b }, v2.16b
|
| H A D | arm64-swizzle-tbl-i16-layout.ll | 31 ; CHECK: tbl.16b v0, { v0 }, v[[REG]]
|
| H A D | sve-intrinsics-perm-select.ll | 460 ; CHECK-NEXT: tbl z0.d, { z0.d }, z1.d 475 ; CHECK-NEXT: tbl z0.d, { z0.d }, z1.d 490 ; CHECK-NEXT: tbl z0.d, { z0.d }, z1.d 505 ; CHECK-NEXT: tbl z0.d, { z0.d }, z1.d 520 ; CHECK-NEXT: tbl z0.d, { z0.d }, z1.d 535 ; CHECK-NEXT: tbl z0.d, { z0.d }, z1.d 550 ; CHECK-NEXT: tbl z0.d, { z0.d }, z1.d 565 ; CHECK-NEXT: tbl z0.d, { z0.d }, z1.d 578 ; CHECK-NEXT: tbl z0.d, { z0.d }, z1.d 1180 ; CHECK-NEXT: tbl z0.b, { z0.b }, z1.b [all …]
|
| H A D | neon-reverseshuffle.ll | 53 ; CHECK-NEXT: tbl v0.16b, { v0.16b, v1.16b }, v2.16b 88 ; CHECK-NEXT: tbl v0.16b, { v0.16b, v1.16b }, v2.16b
|
| /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/ |
| H A D | inline-asm-dollarpc.ll | 69 %tbl = alloca i32, align 4 76 store i32 %asmresult, i32* %tbl, align 4 82 %2 = load i32, i32* %tbl, align 4
|
| /llvm-project-15.0.7/clang/test/Analysis/ |
| H A D | localization.m | 12 #define NSLocalizedStringFromTable(key, tbl, comment) \ 13 [[NSBundle mainBundle] localizedStringForKey:(key) value:@"" table:(tbl)] 14 #define NSLocalizedStringFromTableInBundle(key, tbl, bundle, comment) \ 15 [bundle localizedStringForKey:(key) value:@"" table:(tbl)] 16 #define NSLocalizedStringWithDefaultValue(key, tbl, bundle, val, comment) \ 17 [bundle localizedStringForKey:(key) value:(val) table:(tbl)]
|
| H A D | localization-aggressive.m | 15 #define NSLocalizedStringFromTable(key, tbl, comment) \ 16 [[NSBundle mainBundle] localizedStringForKey:(key) value:@"" table:(tbl)] 17 #define NSLocalizedStringFromTableInBundle(key, tbl, bundle, comment) \ 18 [bundle localizedStringForKey:(key) value:@"" table:(tbl)] 19 #define NSLocalizedStringWithDefaultValue(key, tbl, bundle, val, comment) \ 20 [bundle localizedStringForKey:(key) value:(val) table:(tbl)]
|
| /llvm-project-15.0.7/llvm/test/CodeGen/Thumb2/ |
| H A D | 2009-08-01-WrongLDRBOpc.ll | 22 br i1 undef, label %tbl.exit, label %bb.i.preheader 81 br i1 undef, label %tbl.exit, label %bb.i 83 tbl.exit: ; preds = %bb4.backedge.i, %bb4.preheader.i
|
| /llvm-project-15.0.7/llvm/test/CodeGen/X86/ |
| H A D | stackguard-internal.ll | 7 %tbl = alloca [4 x i64], align 16
|
| /llvm-project-15.0.7/openmp/runtime/src/ |
| H A D | kmp_threadprivate.cpp | 34 __kmp_threadprivate_find_task_common(struct common_table *tbl, int gtid, in __kmp_threadprivate_find_task_common() argument 47 for (tn = tbl->data[KMP_HASH(pc_addr)]; tn; tn = tn->next) { in __kmp_threadprivate_find_task_common() 65 __kmp_find_shared_task_common(struct shared_table *tbl, int gtid, in __kmp_find_shared_task_common() argument 69 for (tn = tbl->data[KMP_HASH(pc_addr)]; tn; tn = tn->next) { in __kmp_find_shared_task_common()
|
| /llvm-project-15.0.7/llvm/test/Analysis/CostModel/AArch64/ |
| H A D | shuffle-select.ll | 7 ; CODE: tbl v0.8b, { v0.16b }, v1.8b 16 ; CODE: tbl v0.16b, { v0.16b, v1.16b }, v2.16b 35 ; CODE: tbl v0.16b, { v0.16b, v1.16b }, v2.16b
|
| /llvm-project-15.0.7/llvm/test/CodeGen/ARM/ |
| H A D | 2007-04-02-RegScavengerAssert.ll | 31 %tbl.014.us = load i32, i32* null ; <i32> [#uses=1] 43 …%tmp37.us = getelementptr %struct.X_Y, %struct.X_Y* %cinfo, i32 0, i32 17, i32 %tbl.014.us ; <%st…
|