Home
last modified time | relevance | path

Searched refs:srcloc (Results 1 – 25 of 92) sorted by relevance

1234

/llvm-project-15.0.7/clang/utils/
H A DClangDataFormat.py28 def SourceLocation_summary(srcloc, internal_dict): argument
29 return SourceLocation(srcloc).summary()
35 def __init__(self, srcloc): argument
36 self.srcloc = srcloc
37 self.ID = srcloc.GetChildAtIndex(0).GetValueAsUnsigned()
38 self.frame = srcloc.GetFrame()
41 return getValueFromExpression(self.srcloc, ".getOffset()").GetValueAsUnsigned()
47 return getValueFromExpression(self.srcloc, ".isMacroID()").GetValueAsUnsigned()
50 …("(%s).isLocalSourceLocation(%s)" % (srcmgr_path, getExpressionPath(self.srcloc))).GetValueAsUnsig…
53 print_str = getValueFromExpression(self.srcloc, ".printToString(%s)" % srcmgr_path)
/llvm-project-15.0.7/llvm/test/MC/ARM/
H A Dinline-asm-srcloc.ll9 call void asm sideeffect " wibble", ""() #1, !srcloc !3
10 ; CHECK: note: !srcloc = 107
17 call void asm sideeffect " .word -bar", ""() #1, !srcloc !4
18 ; CHECK: note: !srcloc = 181
19 call void asm sideeffect " .word -foo", ""() #1, !srcloc !5
20 ; CHECK: note: !srcloc = 257
21 call void asm sideeffect " .word -stoat", ""() #1, !srcloc !6
22 ; CHECK: note: !srcloc = 534
37 ; These !srcloc metadata nodes are intentionally not all the same type: D105491
38 ; changed the creation of !srcloc to generate i64 instead of the previous i32.
/llvm-project-15.0.7/llvm/test/CodeGen/Mips/
H A Dlcb5.ll15 tail call void asm sideeffect ".space 1000", ""() #1, !srcloc !5
19 tail call void asm sideeffect ".space 1004", ""() #1, !srcloc !6
41 tail call void asm sideeffect ".space 1000000", ""() #1, !srcloc !7
45 tail call void asm sideeffect ".space 1000004", ""() #1, !srcloc !8
70 tail call void asm sideeffect ".space 1000", ""() #1, !srcloc !9
75 tail call void asm sideeffect ".space 1004", ""() #1, !srcloc !10
95 tail call void asm sideeffect ".space 1000000", ""() #1, !srcloc !11
100 tail call void asm sideeffect ".space 1000004", ""() #1, !srcloc !12
124 tail call void asm sideeffect ".space 10000", ""() #1, !srcloc !13
128 tail call void asm sideeffect ".space 10004", ""() #1, !srcloc !14
[all …]
H A Dlcb4a.ll15 tail call void asm sideeffect ".space 1000", ""() #1, !srcloc !5
19 tail call void asm sideeffect ".space 1004", ""() #1, !srcloc !6
40 tail call void asm sideeffect ".space 1000000", ""() #1, !srcloc !7
44 tail call void asm sideeffect ".space 1000004", ""() #1, !srcloc !8
H A Dlcb2.ll17 tail call void asm sideeffect ".space 10000", ""() #1, !srcloc !5
40 tail call void asm sideeffect ".space 10000", ""() #1, !srcloc !6
45 tail call void asm sideeffect ".space 10000", ""() #1, !srcloc !7
70 tail call void asm sideeffect ".space 1000", ""() #1, !srcloc !8
74 tail call void asm sideeffect ".space 1000", ""() #1, !srcloc !9
99 tail call void asm sideeffect ".space 60000", ""() #1, !srcloc !10
H A Dlcb3c.ll16 call void asm sideeffect ".space 1000", ""() #1, !srcloc !1
39 call void asm sideeffect ".space 1000000", ""() #1, !srcloc !2
/llvm-project-15.0.7/llvm/test/CodeGen/WebAssembly/
H A Dinline-asm.ll17 %0 = tail call i32 asm sideeffect "# $0 = aaa($1)", "=r,r"(i32 %r) #0, !srcloc !0
31 %0 = tail call i32 asm sideeffect "# $0 = ccc($1)", "=r,i"(i32 42) #0, !srcloc !2
44 %0 = tail call i64 asm sideeffect "# $0 = aaa($1)", "=r,r"(i64 %r) #0, !srcloc !0
57 %0 = tail call float asm sideeffect "# $0 = aaa($1)", "=r,r"(float %r) #0, !srcloc !0
70 %0 = tail call double asm sideeffect "# $0 = aaa($1)", "=r,r"(double %r) #0, !srcloc !0
97 tail call void asm sideeffect "foo $0", "i"(void ()* nonnull @funcname) #0, !srcloc !0
105 …t "foo $0", "i"(i8* getelementptr inbounds ([0 x i8], [0 x i8]* @gv, i64 0, i64 37)) #0, !srcloc !0
119 %t0 = tail call i32 asm "foo $0, $1, $2, $3", "=r,r,r,r"(i32 %y, i32 %z, i32 37) #0, !srcloc !0
H A Dinline-asm-m.ll10 tail call void asm sideeffect "# $0 = bbb($1)", "=*m,*m"(i32* %s, i32* %r) #0, !srcloc !1
/llvm-project-15.0.7/llvm/test/CodeGen/Hexagon/
H A Dregp-underflow.ll50 …*m,r,r,*m,~{p0}"(i32* elementtype(i32) @g3, i32* @g3, i32 1, i32* elementtype(i32) @g3), !srcloc !4
53 …*m,r,r,*m,~{p0}"(i32* elementtype(i32) @g3, i32* @g3, i32 1, i32* elementtype(i32) @g3), !srcloc !4
56 …*m,r,r,*m,~{p0}"(i32* elementtype(i32) @g3, i32* @g3, i32 1, i32* elementtype(i32) @g3), !srcloc !4
59 …*m,r,r,*m,~{p0}"(i32* elementtype(i32) @g3, i32* @g3, i32 1, i32* elementtype(i32) @g3), !srcloc !4
62 …*m,r,r,*m,~{p0}"(i32* elementtype(i32) @g3, i32* @g3, i32 1, i32* elementtype(i32) @g3), !srcloc !4
65 …*m,r,r,*m,~{p0}"(i32* elementtype(i32) @g3, i32* @g3, i32 1, i32* elementtype(i32) @g3), !srcloc !4
68 …*m,r,r,*m,~{p0}"(i32* elementtype(i32) @g3, i32* @g3, i32 1, i32* elementtype(i32) @g3), !srcloc !4
71 …*m,r,r,*m,~{p0}"(i32* elementtype(i32) @g3, i32* @g3, i32 1, i32* elementtype(i32) @g3), !srcloc !4
74 …*m,r,r,*m,~{p0}"(i32* elementtype(i32) @g3, i32* @g3, i32 1, i32* elementtype(i32) @g3), !srcloc !4
77 …*m,r,r,*m,~{p0}"(i32* elementtype(i32) @g3, i32* @g3, i32 1, i32* elementtype(i32) @g3), !srcloc !4
H A Dv6-inlasm3.ll18 call void asm sideeffect " $1 = vmemu($0);\0A", "r,v"(i8* %v5, <16 x i32> %v6) #1, !srcloc !0
21 call void asm sideeffect " $1 = vmemu($0);\0A", "r,v"(i8* %v7, <16 x i32> %v8) #1, !srcloc !1
25 …$0 = vcombine($1,$2);\0A", "v,v,v"(<32 x i32> %v9, <16 x i32> %v10, <16 x i32> %v11) #1, !srcloc !2
28 …id asm sideeffect " vmemu($0) = $1;\0A", "r,v,~{memory}"(i8* %v12, <16 x i32> %v13) #1, !srcloc !3
H A Dv6-inlasm2.ll16 call void asm sideeffect " $1 = vmemu($0);\0A", "r,v"(i8* %v3, <16 x i32> %v4) #1, !srcloc !0
19 …void asm sideeffect " vmemu($0) = $1;\0A", "r,v,~{memory}"(i8* %v5, <16 x i32> %v6) #1, !srcloc !1
H A DbugAsmHWloop.ll24 …tail call void asm sideeffect "l2fetch($0,$1)", "r,r,~{memory}"(i8* %3, i64 %5) nounwind, !srcloc …
31 tail call void asm sideeffect "dczeroa($0)", "r"(i32 %addr.addr.01.i) nounwind, !srcloc !4
H A Dvrcmpys.ll65 call void asm sideeffect "r0=vrcmpys(r5:4,r2):<<1:rnd:sat", ""(), !srcloc !4
66 call void asm sideeffect "r0=vrcmpys(r5:4,r3):<<1:rnd:sat", ""(), !srcloc !5
H A Dinline-asm-error.ll11 …weak OFFSET_0;jump ##(OFFSET_0 + 0x14c15f0)", "*r"(%s.0* elementtype(%s.0) nonnull %a0), !srcloc !0
/llvm-project-15.0.7/llvm/test/CodeGen/AArch64/
H A Dasm-srcloc.ll9 call void asm sideeffect "nowayisthisavalidinstruction", "r"(i32 0), !srcloc !0
16 call void asm sideeffect "nowayisthisavalidinstruction", ""(), !srcloc !1
/llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/GlobalISel/
H A Dirtranslator-inline-asm.ll9 call void asm sideeffect "s_barrier", ""() convergent, !srcloc !0
19 call void asm sideeffect "", "~{memory}"(), !srcloc !0
20 call void asm sideeffect "", ""(), !srcloc !0
29 call void asm sideeffect "v_mov_b32 v0, 7", "~{v0}"(), !srcloc !0
38 call void asm sideeffect "s_mov_b32 s0, 7", "~{s0}"(), !srcloc !0
47 call void asm sideeffect "; def a0", "~{a0}"(), !srcloc !0
60 call { i32, i32 } asm sideeffect "v_mov_b32 $0, 7; v_mov_b32 $1, 7", "=&v,=&v"(), !srcloc !0
/llvm-project-15.0.7/llvm/test/CodeGen/X86/
H A D2011-06-14-mmx-inlineasm.ll21 …$6\0A", "=&y,=&y,=&y,=&y,=&y,=&y,=y,y,~{dirflag},~{fpsr},~{flags}"(x86_mmx %0) nounwind, !srcloc !0
37 … %asmresult8, x86_mmx %asmresult9, x86_mmx %asmresult10, x86_mmx %asmresult11) nounwind, !srcloc !1
/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/
H A Dasm-constraints.ll35 …mpw $0,$0\0Abne- 1f\0A1: isync\0A", "=r,*m,~{memory},~{cr0}"(i8* elementtype(i8) %0) #1, !srcloc !0
60 %1 = call i64 asm sideeffect "fctid $0, $1", "=d,d"(double %0) #1, !srcloc !1
H A Dinline-asm-s-modifier.ll4 call void asm sideeffect "mtfsb1 ${0:s}", "i"(i32 7), !srcloc !1
H A Dasm-Zy.ll7 %r = call i32 asm "lwbrx $0, ${1:y}", "=r,Z"(i32 %a) nounwind, !srcloc !0
H A Dno-dup-spill-fp.ll9 call void asm sideeffect "nop", "~{r31}"() #1, !srcloc !0
/llvm-project-15.0.7/llvm/test/CodeGen/ARM/
H A D2012-09-25-InlineAsmScalarToVectorConv.ll7 …asm "vldm $4, { ${0:q}, ${1:q}, ${2:q}, ${3:q} }", "=r,=r,=r,=r,r"(i64* undef) nounwind, !srcloc !0
H A D2011-04-12-FastRegAlloc.ll11 call void asm sideeffect "", "w,~{s0},~{s16}"(float %tmp) nounwind, !srcloc !0
H A D2012-09-25-InlineAsmScalarToVectorConv2.ll8 …1:q}, ${2:q} }, [$0]", "r,{q0},{q1}"(i32* %corr, <2 x i64>* undef, i32 %order) nounwind, !srcloc !0
/llvm-project-15.0.7/llvm/test/CodeGen/AArch64/GlobalISel/
H A Dirtranslator-inline-asm.ll10 call void asm sideeffect "", "~{memory}"(), !srcloc !0
11 call void asm sideeffect "", ""(), !srcloc !0
22 call void asm sideeffect "mov x0, 7", "~{x0}"(), !srcloc !0
35 call { i64, i64 } asm sideeffect "mov $0, 7; mov $1, 7", "=&r,=&r"(), !srcloc !0

1234