| /llvm-project-15.0.7/llvm/test/CodeGen/AArch64/ |
| H A D | logic-shift.ll | 14 %sh2 = lshr i8 %x1, %y 16 %r = or i8 %logic, %sh2 28 %sh2 = lshr i32 %x1, %y 30 %r = or i32 %logic, %sh2 74 %sh2 = ashr i16 %x1, %y 76 %r = or i16 %logic, %sh2 88 %sh2 = ashr i64 %x1, %y 132 %sh2 = shl i32 %x1, %y 147 %sh2 = shl i8 %x1, %y 375 %sh2 = shl i8 %x1, %y [all …]
|
| H A D | merge-trunc-store.ll | 102 %sh2 = lshr i32 %x, 16 130 %sh2 = lshr i32 %x, 16 158 %sh2 = lshr i32 %x, 16 186 %sh2 = lshr i32 %x, 16 294 %sh2 = lshr i64 %x, 16 338 %sh2 = lshr i64 %x, 16 382 %sh2 = lshr i64 %x, 16 426 %sh2 = lshr i64 %x, 16 475 %sh2 = lshr i64 %x, 32 508 %sh2 = lshr i64 %x, 32 [all …]
|
| H A D | pr55201.ll | 13 %sh2 = lshr i32 %x, 27 14 %1 = and i32 %sh2, 1
|
| H A D | arm64-extract.ll | 51 %sh2 = lshr i32 %b, 14 52 %val = or i32 %sh2, %sh1
|
| H A D | extract.ll | 51 %sh2 = lshr i32 %b, 14 52 %val = or i32 %sh2, %sh1
|
| /llvm-project-15.0.7/llvm/test/CodeGen/X86/ |
| H A D | logic-shift.ll | 16 %sh2 = lshr i8 %x1, %y 18 %r = or i8 %logic, %sh2 33 %sh2 = lshr i32 %x1, %y 35 %r = or i32 %logic, %sh2 85 %sh2 = ashr i16 %x1, %y 87 %r = or i16 %logic, %sh2 102 %sh2 = ashr i64 %x1, %y 170 %sh2 = shl i32 %x1, %y 188 %sh2 = shl i8 %x1, %y 472 %sh2 = shl i8 %x1, %y [all …]
|
| H A D | vector-unsigned-cmp.ll | 37 %cmp = icmp ugt <2 x i64> %sh1, %sh2 67 %cmp = icmp ult <2 x i64> %sh1, %sh2 101 %cmp = icmp uge <2 x i64> %sh1, %sh2 135 %cmp = icmp ule <2 x i64> %sh1, %sh2 155 %cmp = icmp ugt <4 x i32> %sh1, %sh2 176 %cmp = icmp ult <4 x i32> %sh1, %sh2 207 %cmp = icmp uge <4 x i32> %sh1, %sh2 238 %cmp = icmp ule <4 x i32> %sh1, %sh2 258 %cmp = icmp ugt <8 x i16> %sh1, %sh2 279 %cmp = icmp ult <8 x i16> %sh1, %sh2 [all …]
|
| H A D | rotate_vec.ll | 196 %sh2 = lshr <8 x i16> %x, <i16 11, i16 11, i16 11, i16 11, i16 11, i16 11, i16 11, i16 11> 197 %r = or <8 x i16> %sh2, %sh1 227 %sh2 = lshr <4 x i32> %x, <i32 11, i32 11, i32 11, i32 11> 228 %r = or <4 x i32> %sh2, %sh1 248 %sh2 = lshr <2 x i64> %or1, <i64 22, i64 22> 249 %r = or <2 x i64> %sh1, %sh2
|
| H A D | stores-merging.ll | 441 %sh2 = lshr i32 %x, 16 442 %t3 = trunc i32 %sh2 to i8 507 %sh2 = lshr i64 %x, 16 508 %t3 = trunc i64 %sh2 to i8 545 %sh2 = lshr i64 %x, 32 546 %t3 = trunc i64 %sh2 to i16
|
| H A D | vselect-avx.ll | 194 %sh2 = shl <8 x i32> %a, %shamt2 195 %sel = select <8 x i1> %bool, <8 x i32> %sh1, <8 x i32> %sh2
|
| /llvm-project-15.0.7/llvm/test/Transforms/InstCombine/ |
| H A D | apint-shift.ll | 89 %sh2 = shl i19 %sh1, 18 90 ret i19 %sh2 103 ret <2 x i19> %sh2 114 %sh2 = lshr i9 %sh1, 3 142 ret <2 x i19> %sh2 181 ret <2 x i19> %sh2 194 ret <2 x i19> %sh2 209 ret <2 x i7> %sh2 224 ret <2 x i7> %sh2 248 ret i47 %sh2 [all …]
|
| H A D | shift-sra.ll | 125 %sh2 = ashr i32 %sh1, 7 126 ret i32 %sh2 138 %sh2 = ashr i32 %sh1, 17 139 ret i32 %sh2 150 %sh2 = ashr <2 x i32> %sh1, <i32 7, i32 7> 151 ret <2 x i32> %sh2 162 %sh2 = ashr <2 x i32> %sh1, <i32 17, i32 17> 163 ret <2 x i32> %sh2
|
| /llvm-project-15.0.7/llvm/test/CodeGen/RISCV/ |
| H A D | pr55201.ll | 13 %sh2 = lshr i32 %x, 27 14 %1 = and i32 %sh2, 1
|
| /llvm-project-15.0.7/llvm/test/CodeGen/AArch64/GlobalISel/ |
| H A D | merge-stores-truncating.ll | 26 %sh2 = lshr i32 %x, 16 27 %t3 = trunc i32 %sh2 to i8 92 %sh2 = lshr i64 %x, 16 93 %t3 = trunc i64 %sh2 to i8 130 %sh2 = lshr i64 %x, 32 131 %t3 = trunc i64 %sh2 to i16
|
| /llvm-project-15.0.7/mlir/lib/Dialect/X86Vector/Transforms/ |
| H A D | AVXTranspose.cpp | 159 Value sh2 = mm256ShufflePs(ib, t1, t3, MaskHelper::shuffle<1, 0, 3, 2>()); in transpose8x8xf32() local 168 mm256BlendPsAsm(ib, t1, sh2, MaskHelper::blend<0, 0, 1, 1, 0, 0, 1, 1>()); in transpose8x8xf32() 170 mm256BlendPsAsm(ib, t3, sh2, MaskHelper::blend<1, 1, 0, 0, 1, 1, 0, 0>()); in transpose8x8xf32()
|
| /llvm-project-15.0.7/llvm/test/Transforms/SLPVectorizer/X86/ |
| H A D | bad-reduction.ll | 79 %sh2 = shl nuw nsw i64 %z2, 40 87 %or012 = or i64 %or01, %sh2 168 %sh2 = shl nuw nsw i64 %z2, 40 176 %or012 = or i64 %or01, %sh2
|
| /llvm-project-15.0.7/flang/test/Fir/ |
| H A D | convert-to-llvm.fir | 1796 // subroutine sb(n,sh1,sh2) 1797 // integer::n,sh1,sh2 1798 // double precision::arr(sh1:n,sh2:n) 1803 // N is the upperbound, sh1 and sh2 are the shifts or lowerbounds 1804 func.func @_QPsb(%N: index, %sh1: index, %sh2: index) { 1812 %n2_tmp = arith.subi %N, %sh2 : index 1815 …%box = fircg.ext_embox %arr(%n1, %n2) origin %sh1, %sh2[%c2, %N, %c1, %c4, %N, %c1] : (!fir.ref<!f…
|