Searched refs:setRegAllocationHint (Results 1 – 6 of 6) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | SIShrinkInstructions.cpp | 482 MRI->setRegAllocationHint(Dest->getReg(), 0, SrcReg->getReg()); in shrinkScalarLogicOp()
483 MRI->setRegAllocationHint(SrcReg->getReg(), 0, Dest->getReg()); in shrinkScalarLogicOp()
793 MRI->setRegAllocationHint(Dest->getReg(), 0, Src0->getReg()); in runOnMachineFunction()
794 MRI->setRegAllocationHint(Src0->getReg(), 0, Dest->getReg()); in runOnMachineFunction()
895 MRI->setRegAllocationHint(DstReg, 0, VCCReg); in runOnMachineFunction()
912 MRI->setRegAllocationHint(SReg, 0, VCCReg); in runOnMachineFunction()
928 MRI->setRegAllocationHint(SDst->getReg(), 0, VCCReg); in runOnMachineFunction()
938 MRI->setRegAllocationHint(Src2->getReg(), 0, VCCReg); in runOnMachineFunction()
|
| H A D | SIInstrInfo.cpp | 7696 MRI.setRegAllocationHint(UnusedCarry, 0, RI.getVCC()); in getAddNoCarry()
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | MachineRegisterInfo.h | 773 void setRegAllocationHint(Register VReg, unsigned Type, Register PrefReg) { in setRegAllocationHint() function
790 setRegAllocationHint(VReg, /*Type=*/0, PrefReg); in setSimpleHint()
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMBaseRegisterInfo.cpp | 405 MRI->setRegAllocationHint(OtherReg, Hint.first, NewReg); in updateRegAllocHint()
407 MRI->setRegAllocationHint(NewReg, in updateRegAllocHint()
|
| H A D | MVETPAndVPTOptimisationsPass.cpp | 1048 MF->getRegInfo().setRegAllocationHint(R, ARMRI::RegLR, 0); in HintDoLoopStartReg()
|
| H A D | ARMLoadStoreOptimizer.cpp | 2473 MRI->setRegAllocationHint(FirstReg, ARMRI::RegPairEven, SecondReg); in RescheduleOps()
2474 MRI->setRegAllocationHint(SecondReg, ARMRI::RegPairOdd, FirstReg); in RescheduleOps()
|