| /llvm-project-15.0.7/bolt/lib/Passes/ |
| H A D | Aligner.cpp | 72 Function.setAlignment(opts::AlignFunctions); in alignMaxBytes()
92 Function.setAlignment(opts::AlignFunctions); in alignCompact()
141 BB->setAlignment(opts::BlockAlignment); in alignBlocks()
174 BF.setAlignment(Alignment); in runOnFunctions()
|
| /llvm-project-15.0.7/llvm/include/llvm/MC/ |
| H A D | MCSectionXCOFF.h | 65 setAlignment(Align(DefaultTextAlignVal)); in MCSectionXCOFF()
67 setAlignment(Align(DefaultAlignVal)); in MCSectionXCOFF()
84 setAlignment(Align(DefaultTextAlignVal)); in MCSectionXCOFF()
|
| H A D | MCSection.h | 141 void setAlignment(Align Value) { Alignment = Value; }
|
| /llvm-project-15.0.7/lld/COFF/ |
| H A D | Chunks.h | 69 void setAlignment(uint32_t align) { in setAlignment() function
503 setAlignment(2); in ImportThunkChunkARM()
513 setAlignment(4); in ImportThunkChunkARM64()
521 explicit RangeExtensionThunkARM(Defined *t) : target(t) { setAlignment(2); } in RangeExtensionThunkARM()
530 explicit RangeExtensionThunkARM64(Defined *t) : target(t) { setAlignment(4); } in RangeExtensionThunkARM64()
542 setAlignment(config->wordsize); in LocalImportChunk()
644 setAlignment(4); in PseudoRelocTableChunk()
674 setAlignment(getSize()); in AbsolutePointerChunk()
|
| H A D | DLL.cpp | 66 setAlignment(config->wordsize); in LookupChunk()
86 setAlignment(config->wordsize); in OrdinalOnlyChunk()
370 setAlignment(2); in ThunkChunkARM()
392 setAlignment(2); in TailMergeChunkARM()
414 setAlignment(4); in ThunkChunkARM64()
433 setAlignment(4); in TailMergeChunkARM64()
453 setAlignment(config->wordsize); in DelayAddressChunk()
678 mh->setAlignment(8); in create()
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/MCTargetDesc/ |
| H A D | MipsOptionRecord.cpp | 40 Sec->setAlignment(Align(8)); in EmitMipsOptionRecord()
58 Sec->setAlignment(MTS->getABI().IsN32() ? Align(8) : Align(4)); in EmitMipsOptionRecord()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULowerModuleLDSPass.cpp | 290 GV.setAlignment(Alignment); in superAlignLDSGlobals()
368 SGV->setAlignment(StructAlign); in createLDSVariableReplacement()
461 LI->setAlignment(std::max(A, LI->getAlign())); in refineUsesAlignmentAndAA()
466 SI->setAlignment(std::max(A, SI->getAlign())); in refineUsesAlignmentAndAA()
473 AI->setAlignment(std::max(A, AI->getAlign())); in refineUsesAlignmentAndAA()
478 AI->setAlignment(std::max(A, AI->getAlign())); in refineUsesAlignmentAndAA()
|
| H A D | AMDGPULateCodeGenPrepare.cpp | 152 LI.setAlignment(Align(4)); in visitLoadInst()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | LowerEmuTLS.cpp | 142 EmuTlsTmplVar->setAlignment(GVAlignment); in addEmuTlsVar()
156 EmuTlsVar->setAlignment(MaxAlignment); in addEmuTlsVar()
|
| /llvm-project-15.0.7/llvm/tools/llvm-reduce/deltas/ |
| H A D | ReduceGlobalObjects.cpp | 25 GO.setAlignment(MaybeAlign()); in reduceGOs()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Utils/ |
| H A D | MemoryTaggingSupport.cpp | 162 Info.AI->setAlignment(NewAlignment); in alignAndPadAlloca()
183 NewAI->setAlignment(Info.AI->getAlign()); in alignAndPadAlloca()
|
| /llvm-project-15.0.7/llvm/lib/Target/DirectX/DXILWriter/ |
| H A D | DXILWriterPass.cpp | 75 GV->setAlignment(Align(4)); in runOnModule()
|
| /llvm-project-15.0.7/llvm/unittests/IR/ |
| H A D | ValueTest.cpp | 65 Dummy0->setAlignment(Align(4294967296ULL)); in TEST()
104 EXPECT_DEATH(Var->setAlignment(Align(8589934592ULL)), in TEST()
|
| /llvm-project-15.0.7/bolt/lib/RuntimeLibs/ |
| H A D | HugifyRuntimeLibrary.cpp | 82 Section->setAlignment(llvm::Align(BC.RegularPageSize)); in emitBinary()
|
| H A D | InstrumentationRuntimeLibrary.cpp | 89 Section->setAlignment(llvm::Align(BC.RegularPageSize)); in emitBinary()
187 TablesSection->setAlignment(llvm::Align(BC.RegularPageSize)); in emitBinary()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Scalar/ |
| H A D | AlignmentFromAssumptions.cpp | 266 LI->setAlignment(NewAlignment); in processAssumption()
275 SI->setAlignment(NewAlignment); in processAssumption()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Instrumentation/ |
| H A D | Instrumentation.cpp | 71 GV->setAlignment(Align(1)); // Strings may not be merged w/o setting in createPrivateGlobalForString()
|
| H A D | InstrProfiling.cpp | 846 GV->setAlignment(Align(1)); in createRegionCounters()
851 GV->setAlignment(Align(8)); in createRegionCounters()
983 ValuesVar->setAlignment(Align(8)); in getOrCreateRegionCounters()
1046 Data->setAlignment(Align(INSTR_PROF_DATA_ALIGNMENT)); in getOrCreateRegionCounters()
1137 NamesVar->setAlignment(Align(1)); in emitNameData()
|
| /llvm-project-15.0.7/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXLowerArgs.cpp | 308 CurLoad.Inst->setAlignment(std::max(NewLoadAlign, CurLoadAlign)); in adjustByValArgAlignment()
375 AllocA->setAlignment(Func->getParamAlign(Arg->getArgNo()) in handleByValParam()
|
| /llvm-project-15.0.7/llvm/lib/MC/ |
| H A D | MCWinCOFFStreamer.cpp | 194 SXData->setAlignment(Align(4)); in emitCOFFSafeSEH()
211 Sec->setAlignment(Align(4)); in emitCOFFSymbolIndex()
|
| H A D | MCXCOFFStreamer.cpp | 89 cast<MCSymbolXCOFF>(Symbol)->getRepresentedCsect()->setAlignment( in emitCommonSymbol()
|
| /llvm-project-15.0.7/llvm/include/llvm/IR/ |
| H A D | GlobalObject.h | 85 void setAlignment(MaybeAlign Align);
|
| /llvm-project-15.0.7/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineLoadStoreAlloca.cpp | 185 New->setAlignment(AI.getAlign()); in simplifyAllocaArraySize()
389 EntryAI->setAlignment(MaxAlign); in visitAllocaInst()
940 LI.setAlignment(KnownAlign); in visitLoadInst()
1007 V1->setAlignment(Alignment); in visitLoadInst()
1009 V2->setAlignment(Alignment); in visitLoadInst()
1340 SI.setAlignment(KnownAlign); in visitStoreInst()
|
| H A D | InstCombineAtomicRMW.cpp | 134 SI->setAlignment(DL.getABITypeAlign(RMWI.getType())); in visitAtomicRMWInst()
|
| /llvm-project-15.0.7/llvm/lib/ExecutionEngine/Orc/ |
| H A D | Speculation.cpp | 96 SpeculatorGuard->setAlignment(Align(1)); in emit()
|