Home
last modified time | relevance | path

Searched refs:reserved_vgpr_first (Results 1 – 7 of 7) sorted by relevance

/llvm-project-15.0.7/llvm/test/MC/AMDGPU/
H A Dhsa.s114 reserved_vgpr_first = 1 define
H A Dhsa-gfx10.s117 reserved_vgpr_first = 1 define
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDKernelCodeT.h603 uint16_t reserved_vgpr_first; member
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/Utils/
H A DAMDKernelCodeTInfo.h127 FIELD(reserved_vgpr_first),
/llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/
H A Dtrap-abis.ll105 ; HSA-TRAP-GFX803-V2-NEXT: reserved_vgpr_first = 0
209 ; HSA-TRAP-GFX900-V2-NEXT: reserved_vgpr_first = 0
309 ; HSA-NOTRAP-GFX900-V2-NEXT: reserved_vgpr_first = 0
465 ; HSA-TRAP-GFX803-V2-NEXT: reserved_vgpr_first = 0
596 ; HSA-TRAP-GFX900-V2-NEXT: reserved_vgpr_first = 0
717 ; HSA-NOTRAP-GFX900-V2-NEXT: reserved_vgpr_first = 0
889 ; HSA-TRAP-GFX803-V2-NEXT: reserved_vgpr_first = 0
1002 ; HSA-TRAP-GFX900-V2-NEXT: reserved_vgpr_first = 0
1112 ; HSA-NOTRAP-GFX900-V2-NEXT: reserved_vgpr_first = 0
H A Dindirect-call.ll65 ; GCN-NEXT: reserved_vgpr_first = 0
158 ; GISEL-NEXT: reserved_vgpr_first = 0
256 ; GCN-NEXT: reserved_vgpr_first = 0
350 ; GISEL-NEXT: reserved_vgpr_first = 0
/llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/GlobalISel/
H A Dextractelement.ll3096 ; GPRIDX-NEXT: reserved_vgpr_first = 0
3187 ; MOVREL-NEXT: reserved_vgpr_first = 0
3279 ; GFX10-NEXT: reserved_vgpr_first = 0
3371 ; GFX11-NEXT: reserved_vgpr_first = 0
4017 ; GPRIDX-NEXT: reserved_vgpr_first = 0
4101 ; MOVREL-NEXT: reserved_vgpr_first = 0
4186 ; GFX10-NEXT: reserved_vgpr_first = 0
4271 ; GFX11-NEXT: reserved_vgpr_first = 0
4363 ; GPRIDX-NEXT: reserved_vgpr_first = 0
4538 ; GFX10-NEXT: reserved_vgpr_first = 0
[all …]