Home
last modified time | relevance | path

Searched refs:phase (Results 1 – 25 of 98) sorted by relevance

1234

/llvm-project-15.0.7/polly/lib/External/ppcg/
H A Dhybrid.c364 if (!phase) in ppcg_ht_phase_free()
374 free(phase); in ppcg_ht_phase_free()
393 if (!phase) in ppcg_ht_phase_get_domain()
407 if (!phase) in ppcg_ht_phase_get_input_space()
1366 if (!phase) in check_phase()
1369 if (!phase->tiling || !phase->local_time || in check_phase()
1370 !phase->shift_space || !phase->domain) in check_phase()
1589 phase = shift_phase(phase); in ppcg_ht_tiling_compute_phase()
1590 phase = lift_phase(phase); in ppcg_ht_tiling_compute_phase()
1592 phase = compute_space_shift(phase); in ppcg_ht_tiling_compute_phase()
[all …]
H A Dgpu_hybrid.c69 ppcg_ht_phase *phase; in update_phase() local
81 phase = ppcg_ht_phase_extract_from_mark(node); in update_phase()
89 node = ppcg_ht_phase_shift_space_point(phase, node); in update_phase()
H A Dhybrid.h33 __isl_keep ppcg_ht_phase *phase, __isl_take isl_schedule_node *node);
/llvm-project-15.0.7/llvm/test/LTO/X86/
H A Ddiagnostic-handler-remarks-with-hotness.ll23 ; Check that remarks are annotated with LTO phase information with `-annotate-inline-lto-phase`.
28 ; RUN: -annotate-inline-phase \
35 ; RUN: -annotate-inline-phase \
42 ; RUN: -annotate-inline-phase \
H A Ddiagnostic-handler-remarks.ll42 ; Try again with `-annotate-inline-lto-phase`.
45 ; RUN: -annotate-inline-phase \
/llvm-project-15.0.7/llvm/test/LTO/Resolution/X86/
H A Ddiagnostic-handler-remarks.ll23 ; Check that remarks are annotated with LTO phase information with `-annotate-inline-phase`.
29 ; RUN: -annotate-inline-phase \
40 ; RUN: -annotate-inline-phase \
H A Ddiagnostic-handler-remarks-with-hotness.ll55 ; Check that remarks are annotated with LTO phase information with `-annotate-inline-phase`.
59 ; RUN: -annotate-inline-phase \
65 ; Run again with `-annotate-inline-phase`.
70 ; RUN: -annotate-inline-phase \
/llvm-project-15.0.7/lldb/third_party/Python/module/unittest2/unittest2/test/
H A Dtest_setups.py557 if phase == 0:
562 if phase == 1:
569 if phase == 2:
574 if phase == 3:
578 if phase == 4:
595 for phase, msg in enumerate(messages):
/llvm-project-15.0.7/llvm/test/ThinLTO/X86/
H A Ddiagnostic-handler-remarks-with-hotness.ll22 ; Run again with -annotate-inline-phase
26 ; RUN: -annotate-inline-phase \
34 ; Verify that pass name is annotated with LTO phase information.
H A Ddiagnostic-handler-remarks.ll23 ; Try again with -annotate-inline-phase
26 ; RUN: -annotate-inline-phase \
36 ; Verify thati inline happens the same way and pass name are annotated with LTO phase information.
/llvm-project-15.0.7/polly/docs/
H A DArchitecture.rst21 phases. The first phase, we call it here **Canonicalization**, is a scalar
22 canonicalization phase that contains passes like -mem2reg, -instcombine,
25 optimizations. The second phase consists of three conceptual groups that are
40 **Target Specialization** phase is run, where IR complexity is deliberately
43 optimizations in this phase is vectorization, but also target specific loop
/llvm-project-15.0.7/llvm/test/Transforms/SampleProfile/
H A Dctxsplit.ll2 ; postlink phase while flattened part of the ctxsplit profile will not be read.
6 ; be read in thinlto prelink phase.
H A Dprofile-format.ll26 ; Check sample-profile phase using compactbinary or extbinary format profile
37 ; Check sample-profile phase will report error when it is reading a bad profile.
/llvm-project-15.0.7/clang/test/Driver/
H A Dhip-phases.hip5 // - User-requested final phase - binary or assembly.
49 // Test single gpu architecture up to the assemble phase.
144 // Test two gpu architecturess up to the assemble phase.
175 // Test single gpu architecture up to the assemble phase in host-only
203 // Test two gpu architectures up to the assemble phase in host-only
233 // Test single gpu architecture up to the assemble phase in device-only
272 // Test two gpu architectures up to the assemble phase in device-only
348 // Test one gpu architectures up to the preprocessor expansion output phase in device-only
390 // Test one gpu architectures up to the LLVM IR output phase in device-only
398 // Test two gpu architectures up to the LLVM IR output phase in device-only
[all …]
/llvm-project-15.0.7/lldb/include/lldb/
H A Dlldb-types.h74 typedef bool (*ExpressionCancelCallback)(ExpressionEvaluationPhase phase,
/llvm-project-15.0.7/clang/include/clang/StaticAnalyzer/Core/
H A DAnalyzerOptions.def426 "Controls which functions will be inlined during the first phase of the ctu "
429 "immediately during the first phase, thus rendering the second phase a noop. "
432 "limited number of statements would be inlined during the first phase. The "
433 "long and/or nontrivial functions are handled in the second phase and are "
436 "second phase, 'ctu-max-nodes-*' budge limits the second phase. "
/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/
H A Dpeephole-subreg-def.mir6 # as it is illegal to generate subreg defs in machine SSA phase.
/llvm-project-15.0.7/llvm/test/Transforms/Inline/
H A Doptimization-remarks-passed-yaml.ll13 ; RUN: -annotate-inline-phase=false \
19 ; RUN: -annotate-inline-phase \
/llvm-project-15.0.7/llvm/test/CodeGen/AArch64/
H A Darm64-regress-interphase-shift.ll4 ; on the phase of legalization, which led to the creation of an unexpected and
/llvm-project-15.0.7/clang-tools-extra/docs/clang-tidy/checks/bugprone/
H A Dsuspicious-missing-comma.rst6 String literals placed side-by-side are concatenated at translation phase 6
/llvm-project-15.0.7/llvm/test/CodeGen/WebAssembly/
H A Dsimd-simplify-demanded-vector-elts.ll5 ; After DAG legalization, in SelectionDAG optimization phase, ISel runs
/llvm-project-15.0.7/llvm/test/Transforms/InstCombine/
H A Dstack-overalign.ll11 ; issue. Some late phase could be smart enough to reduce alloca
/llvm-project-15.0.7/llvm/docs/
H A DLinkTimeOptimization.rst115 information collected during the linker's normal symbol resolution phase.
134 Multi-phase communication between ``libLTO`` and linker
189 In this phase, the linker reads optimized a native object file and updates the
196 After this phase, the linker continues linking as if it never saw LLVM bitcode
/llvm-project-15.0.7/clang/docs/
H A DLeakSanitizer.rst15 detection phase.
/llvm-project-15.0.7/clang/tools/scan-build-py/
H A DREADME.md56 For CTU analysis an additional (external definition) collection-phase is required.
58 and the analysis phase. By doing this, the intermediate files used for

1234