| /llvm-project-15.0.7/compiler-rt/test/tsan/ |
| H A D | unaligned_race.cpp | 39 template<int off, int off2>
45 p += off2; in access3()
58 if (off2 == 0) in access2()
60 else if (off2 == 1) in access2()
62 else if (off2 == 2) in access2()
64 else if (off2 == 3) in access2()
66 else if (off2 == 4) in access2()
68 else if (off2 == 5) in access2()
70 else if (off2 == 6) in access2()
72 else if (off2 == 7) in access2()
[all …]
|
| H A D | bench_shadow_flush.cpp | 39 for (uptr off2 = 0; off2 < stride2; off2++) in main() local
40 mem[off + off2 * kStride] = 42; in main()
|
| /llvm-project-15.0.7/llvm/test/Transforms/IRCE/ |
| H A D | empty_ranges.ll | 26 ; CHECK-NEXT: %off2 = add i32 %idx, -60
27 ; CHECK-NEXT: %c3 = icmp slt i32 %off2, 40
56 %off2 = add i32 %idx, -60
57 %c3 = icmp slt i32 %off2, 40
|
| /llvm-project-15.0.7/llvm/test/CodeGen/ARM/ |
| H A D | vldm-liveness.ll | 18 %off2 = getelementptr float, float* %ptr, i32 2
19 %val2 = load float, float* %off2
|
| /llvm-project-15.0.7/lld/test/ELF/ |
| H A D | amdgpu-tid.s | 5 # RUN: ld.lld -shared %t-xnack-off0.o %t-xnack-off1.o -o %t-xnack-off2.so
6 # RUN: llvm-readobj --file-headers %t-xnack-off2.so | FileCheck --check-prefix=XNACK-OFF %s
27 # RUN: ld.lld -shared %t-sramecc-off0.o %t-sramecc-off1.o -o %t-sramecc-off2.so
28 # RUN: llvm-readobj --file-headers %t-sramecc-off2.so | FileCheck --check-prefix=SRAMECC-OFF %s
|
| /llvm-project-15.0.7/llvm/test/CodeGen/SystemZ/ |
| H A D | unaligned-01.ll | 13 %off2 = getelementptr i8, i8 *%ptr, i64 2
17 store i8 2, i8 *%off2
|
| /llvm-project-15.0.7/llvm/test/CodeGen/RISCV/ |
| H A D | fold-addi-loadstore.ll | 8 ; (load (addi base, off1), off2) -> (load base, off1+off2)
9 ; (store val, (addi base, off1), off2) -> (store val, base, off1+off2)
10 ; This is possible when the off1+off2 continues to fit the 12-bit immediate.
|
| /llvm-project-15.0.7/llvm/test/Transforms/CodeGenPrepare/ARM/ |
| H A D | sink-addrmode.ll | 70 define void @test_phi_twogep_nonconst_offset(i32* %ptr, i32 %value, i32 %off1, i32 %off2) {
73 ; CHECK: phi i32 [ %off2, %if.else ], [ %off1, %if.then ]
83 %gep2 = getelementptr inbounds i32, i32* %ptr, i32 %off2
179 define void @test_select_twogep_nonconst_offset(i32* %ptr, i32 %value, i32 %off1, i32 %off2) {
182 ; CHECK: select i1 %cmp, i32 %off1, i32 %off2
186 %gep2 = getelementptr inbounds i32, i32* %ptr, i32 %off2
|
| /llvm-project-15.0.7/clang/test/CodeGenCXX/ |
| H A D | no-unique-address.cpp | 38 Empty1 HasEmptyDuplicates::*off2 = &HasEmptyDuplicates::e2; variable
|
| /llvm-project-15.0.7/llvm/test/Transforms/CorrelatedValuePropagation/ |
| H A D | icmp.ll | 566 %idx.off2 = add i64 %idx, -1
567 %cmp2 = icmp ult i64 %idx.off2, 10
585 %idx.off2 = add i64 %idx, -1
586 %cmp2 = icmp ult i64 %idx.off2, 10
|
| /llvm-project-15.0.7/llvm/test/Transforms/InstCombine/ |
| H A D | and-or-icmps.ll | 1194 %c.off2 = add i8 %c, -65
1195 %cmp2 = icmp ugt i8 %c.off2, 25
1211 %c.off2 = add i8 %c, -64
1212 %cmp2 = icmp ugt i8 %c.off2, 25
1228 %c.off2 = add i8 %c, -65
1229 %cmp2 = icmp ugt i8 %c.off2, 24
|
| /llvm-project-15.0.7/llvm/test/Transforms/SLPVectorizer/AArch64/ |
| H A D | loadorder.ll | 416 …e noundef readonly %p1, i32 noundef %off1, i8* nocapture noundef readonly %p2, i32 noundef %off2) {
461 %idx.ext63 = sext i32 %off2 to i64
937 …adonly %p1, i32 noundef %off1, i8* nocapture noundef readonly %p2, i32 noundef %off2, i32 *%dst0) {
991 %idx.ext63 = sext i32 %off2 to i64
|