Home
last modified time | relevance | path

Searched refs:nbits (Results 1 – 25 of 52) sorted by relevance

123

/llvm-project-15.0.7/llvm/test/Transforms/InstCombine/
H A Dredundant-right-shift-input-masking.ll5 ; (data & (-1 << nbits)) outer>> nbits
7 ; ((data inner>> nbits) << nbits) outer>> nbits
9 ; data outer>> nbits
20 %t0 = shl i32 -1, %nbits
32 %t0 = shl i32 -1, %nbits
78 %t0 = shl i32 -1, %nbits
81 %t2 = lshr i32 %t1, %nbits
93 %t0 = shl i32 -1, %nbits
109 %t0 = shl i32 -1, %nbits
130 %t1 = shl i32 %t0, %nbits
[all …]
H A Dredundant-left-shift-input-masking-variant-f.ll27 %t0 = shl i32 %x, %nbits
28 %t1 = ashr i32 %t0, %nbits
31 %t2 = shl i32 %t1, %nbits
46 %t0 = shl i32 %x, %nbits
47 %t1 = ashr i32 %t0, %nbits
48 %t2 = add i32 %nbits, 1
134 %t0 = shl i32 %x, %nbits
151 %t0 = shl i32 %x, %nbits
168 %t0 = shl i32 %x, %nbits
248 %t0 = shl i32 %x, %nbits
[all …]
H A Dredundant-left-shift-input-masking-variant-e.ll27 %t0 = shl i32 %x, %nbits
28 %t1 = lshr i32 %t0, %nbits
31 %t2 = shl i32 %t1, %nbits
46 %t0 = shl i32 %x, %nbits
47 %t1 = lshr i32 %t0, %nbits
48 %t2 = add i32 %nbits, 1
134 %t0 = shl i32 %x, %nbits
135 %t1 = lshr i32 %t0, %nbits
151 %t0 = shl i32 %x, %nbits
152 %t1 = lshr i32 %t0, %nbits
[all …]
H A Dpartally-redundant-left-shift-input-masking-variant-e.ll26 %t0 = shl i32 %x, %nbits
27 %t1 = lshr i32 %t0, %nbits
28 %t2 = add i32 %nbits, -1
49 %t0 = shl <8 x i32> %x, %nbits
50 %t1 = lshr <8 x i32> %t0, %nbits
68 %t0 = shl <8 x i32> %x, %nbits
69 %t1 = lshr <8 x i32> %t0, %nbits
87 %t0 = shl <8 x i32> %x, %nbits
109 %t0 = shl i32 %x, %nbits
110 %t1 = lshr i32 %t0, %nbits
[all …]
H A Dredundant-left-shift-input-masking-variant-c.ll27 %t0 = lshr i32 -1, %nbits
31 %t2 = shl i32 %t1, %nbits
46 %t0 = lshr i32 -1, %nbits
48 %t2 = add i32 %nbits, 1
138 %t0 = lshr i32 -1, %nbits
142 %t2 = shl i32 %t1, %nbits
198 %t0 = lshr i32 -1, %nbits
202 %t2 = shl nuw i32 %t1, %nbits
215 %t0 = lshr i32 -1, %nbits
232 %t0 = lshr i32 -1, %nbits
[all …]
H A Dpartally-redundant-left-shift-input-masking-variant-d.ll16 define i32 @t0_basic(i32 %x, i32 %nbits) {
28 %t0 = shl i32 -1, %nbits
29 %t1 = lshr i32 %t0, %nbits
31 %t3 = add i32 %nbits, -1
56 %t1 = lshr <8 x i32> %t0, %nbits
79 %t1 = lshr <8 x i32> %t0, %nbits
102 %t1 = lshr <8 x i32> %t0, %nbits
114 define i32 @n3_extrause(i32 %x, i32 %nbits) {
127 %t0 = shl i32 -1, %nbits
128 %t1 = lshr i32 %t0, %nbits
[all …]
H A Dredundant-left-shift-input-masking-variant-d.ll29 %t0 = shl i32 -1, %nbits
30 %t1 = lshr i32 %t0, %nbits
35 %t4 = shl i32 %t2, %nbits
52 %t0 = shl i32 -1, %nbits
53 %t1 = lshr i32 %t0, %nbits
55 %t3 = add i32 %nbits, 1
159 %t0 = shl i32 -1, %nbits
165 %t3 = shl i32 %t2, %nbits
239 %t0 = shl i32 -1, %nbits
260 %t0 = shl i32 -1, %nbits
[all …]
H A Dpartally-redundant-left-shift-input-masking-variant-c.ll16 define i32 @t0_basic(i32 %x, i32 %nbits) {
26 %t0 = lshr i32 -1, %nbits
28 %t2 = add i32 %nbits, -1
39 define <8 x i32> @t1_vec_splat(<8 x i32> %x, <8 x i32> %nbits) {
49 %t0 = lshr <8 x i32> <i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1>, %nbits
51 %t2 = add <8 x i32> %nbits, <i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1, i32 -1>
58 define <8 x i32> @t1_vec_splat_undef(<8 x i32> %x, <8 x i32> %nbits) {
77 define <8 x i32> @t1_vec_nonsplat(<8 x i32> %x, <8 x i32> %nbits) {
98 define i32 @n3_extrause(i32 %x, i32 %nbits) {
109 %t0 = lshr i32 -1, %nbits
[all …]
H A Dvariable-signext-of-variable-high-bit-extraction.ll8 define i32 @t0(i64 %data, i32 %nbits) {
24 %skip_high = sub i32 64, %nbits
59 call void @use16(i16 %nbits)
60 %skip_high = sub i16 64, %nbits
92 %skip_high = sub i32 64, %nbits
123 %skip_high = sub i32 64, %nbits
152 %skip_high = sub i64 64, %nbits
176 %skip_high = sub i64 64, %nbits
242 %skip_high = sub i32 64, %nbits
274 %skip_high = sub i32 64, %nbits
[all …]
H A Dredundant-left-shift-input-masking-variant-a.ll31 %t0 = shl i32 1, %nbits
34 %t3 = sub i32 32, %nbits
56 %t0 = shl i32 1, %nbits
83 %t0 = add i32 %nbits, 1
87 %t4 = sub i32 32, %nbits
205 %t0 = shl i32 1, %nbits
208 %t3 = sub i32 32, %nbits
297 %t0 = shl i32 1, %nbits
322 %t0 = shl i32 1, %nbits
347 %t0 = shl i32 1, %nbits
[all …]
H A Dconditional-variable-length-signext-after-high-bit-extract.ll32 %low_bits_to_skip = sub i32 32, %nbits
63 %low_bits_to_skip = sub i32 32, %nbits
94 %low_bits_to_skip = sub i32 32, %nbits
128 %low_bits_to_skip = sub i32 64, %nbits
165 %low_bits_to_skip = sub i32 64, %nbits
479 %nbits_16bit = zext i8 %nbits to i16
484 %nbits_32bit = zext i8 %nbits to i32
522 %nbits_32bit = zext i8 %nbits to i32
526 %nbits_16bit = zext i8 %nbits to i16
565 %nbits_32bit = zext i8 %nbits to i32
[all …]
H A Dredundant-left-shift-input-masking-variant-b.ll31 %t0 = shl i32 -1, %nbits
34 %t3 = sub i32 32, %nbits
56 %t0 = shl i32 -1, %nbits
83 %t0 = add i32 %nbits, 1
87 %t4 = sub i32 32, %nbits
205 %t0 = shl i32 -1, %nbits
208 %t3 = sub i32 32, %nbits
297 %t0 = shl i32 -1, %nbits
300 %t3 = sub i32 32, %nbits
322 %t0 = shl i32 -1, %nbits
[all …]
H A Dpartally-redundant-left-shift-input-masking-after-truncation-variant-b.ll17 define i32 @t0_basic(i64 %x, i32 %nbits) {
34 %t0 = add i32 %nbits, -1
38 %t4 = sub i32 32, %nbits
181 %t0 = add i32 %nbits, -1
185 %t4 = sub i32 32, %nbits
219 %t0 = add i32 %nbits, -1
223 %t4 = sub i32 32, %nbits
255 %t0 = add i32 %nbits, -1
259 %t4 = sub i32 32, %nbits
292 %t0 = add i32 %nbits, -1
[all …]
H A Dpartally-redundant-left-shift-input-masking-after-truncation-variant-a.ll17 define i32 @t0_basic(i64 %x, i32 %nbits) {
34 %t0 = add i32 %nbits, -1
36 %t2 = shl i64 1, %t1 ; shifting by nbits-1
38 %t4 = sub i32 32, %nbits
182 %t0 = add i32 %nbits, -1
184 %t2 = shl i64 1, %t1 ; shifting by nbits-1
186 %t4 = sub i32 32, %nbits
218 %t0 = add i32 %nbits, -1
222 %t4 = sub i32 32, %nbits
255 %t0 = add i32 %nbits, -1
[all …]
H A Dredundant-left-shift-input-masking-after-truncation-variant-b.ll17 define i32 @t0_basic(i64 %x, i32 %nbits) {
34 %t0 = zext i32 %nbits to i64
37 %t3 = sub i32 32, %nbits
40 call void @use32(i32 %nbits)
80 call void @use8xi32(<8 x i32> %nbits)
183 %t0 = zext i32 %nbits to i64
186 %t3 = sub i32 32, %nbits
189 call void @use32(i32 %nbits)
221 %t0 = zext i32 %nbits to i64
224 %t3 = sub i32 32, %nbits
[all …]
H A Dpartally-redundant-left-shift-input-masking-after-truncation-variant-c.ll17 define i32 @t0_basic(i64 %x, i32 %nbits) {
30 %t0 = zext i32 %nbits to i64
32 %t2 = add i32 %nbits, -33
62 %t0 = zext <8 x i32> %nbits to <8 x i64>
89 %t0 = zext <8 x i32> %nbits to <8 x i64>
146 %t0 = zext i32 %nbits to i64
148 %t2 = add i32 %nbits, -33
175 %t0 = zext i32 %nbits to i64
177 %t2 = add i32 %nbits, -33
205 %t0 = zext i32 %nbits to i64
[all …]
H A Dpartally-redundant-left-shift-input-masking-after-truncation-variant-e.ll17 define i32 @t0_basic(i64 %x, i32 %nbits) {
30 %t0 = zext i32 %nbits to i64
32 %t2 = add i32 %nbits, -33
62 %t0 = zext <8 x i32> %nbits to <8 x i64>
89 %t0 = zext <8 x i32> %nbits to <8 x i64>
146 %t0 = zext i32 %nbits to i64
148 %t2 = add i32 %nbits, -33
175 %t0 = zext i32 %nbits to i64
177 %t2 = add i32 %nbits, -33
205 %t0 = zext i32 %nbits to i64
[all …]
H A Dpartally-redundant-left-shift-input-masking-after-truncation-variant-d.ll17 define i32 @t0_basic(i64 %x, i32 %nbits) {
32 %t0 = zext i32 %nbits to i64
35 %t3 = add i32 %nbits, -33
164 %t0 = zext i32 %nbits to i64
167 %t3 = add i32 %nbits, -33
197 %t0 = zext i32 %nbits to i64
200 %t3 = add i32 %nbits, -33
231 %t0 = zext i32 %nbits to i64
234 %t3 = add i32 %nbits, -33
258 %t0 = zext i32 %nbits to i64
[all …]
H A Dredundant-left-shift-input-masking-after-truncation-variant-a.ll17 define i32 @t0_basic(i64 %x, i32 %nbits) {
34 %t0 = zext i32 %nbits to i64
37 %t3 = sub i32 32, %nbits
40 call void @use32(i32 %nbits)
74 %t0 = zext <8 x i32> %nbits to <8 x i64>
80 call void @use8xi32(<8 x i32> %nbits)
115 call void @use8xi32(<8 x i32> %nbits)
150 call void @use8xi32(<8 x i32> %nbits)
182 %t0 = zext i32 %nbits to i64
185 %t3 = sub i32 32, %nbits
[all …]
H A Dredundant-left-shift-input-masking-after-truncation-variant-f.ll17 define i32 @t0_basic(i64 %x, i32 %nbits) {
31 %t0 = zext i32 %nbits to i64
33 %t2 = add i32 %nbits, -32
65 %t0 = zext <8 x i32> %nbits to <8 x i64>
94 %t0 = zext <8 x i32> %nbits to <8 x i64>
123 %t0 = zext <8 x i32> %nbits to <8 x i64>
155 %t0 = zext i32 %nbits to i64
157 %t2 = add i32 %nbits, -32
173 define i32 @n5_mask(i64 %x, i32 %nbits) {
186 %t0 = zext i32 %nbits to i64
[all …]
H A Dsign-bit-test-via-right-shifting-all-other-bits.ll20 %num_low_bits_to_skip = sub i32 32, %nbits
22 %skip_all_bits_till_signbit = sub i32 %nbits, 1
51 %num_low_bits_to_skip = sub i32 64, %nbits
55 %skip_all_bits_till_signbit = sub i32 %nbits, 1
82 %num_low_bits_to_skip = sub i32 32, %nbits
84 %skip_all_bits_till_signbit = sub i32 %nbits, 1
113 %num_low_bits_to_skip = sub i32 64, %nbits
144 %num_low_bits_to_skip = sub i32 32, %nbits
175 %num_low_bits_to_skip = sub i32 64, %nbits
206 %num_low_bits_to_skip = sub i32 32, %nbits
[all …]
H A Dpartally-redundant-left-shift-input-masking-variant-b.ll16 define i32 @t0_basic(i32 %x, i32 %nbits) {
30 %t0 = add i32 %nbits, -1
31 %t1 = shl i32 -1, %t0 ; shifting by nbits-1
34 %t4 = sub i32 32, %nbits
47 define <8 x i32> @t1_vec_splat(<8 x i32> %x, <8 x i32> %nbits) {
74 define <8 x i32> @t1_vec_splat_undef(<8 x i32> %x, <8 x i32> %nbits) {
101 define <8 x i32> @t2_vec_nonsplat(<8 x i32> %x, <8 x i32> %nbits) {
130 define i32 @n3_extrause(i32 %x, i32 %nbits) {
145 %t0 = add i32 %nbits, -1
146 %t1 = shl i32 -1, %t0 ; shifting by nbits-1
[all …]
/llvm-project-15.0.7/llvm/test/Transforms/LoopIdiom/X86/
H A Darithmetic-right-shift-until-zero.ll57 %nbits.res = phi i8 [ %nbits, %loop ]
114 %nbits.res = phi i8 [ %nbits, %loop ]
170 %nbits.res = phi i8 [ %nbits, %loop ]
218 %nbits.res = phi i8 [ %nbits, %loop ]
266 %nbits.res = phi i8 [ %nbits, %loop ]
314 %nbits.res = phi i8 [ %nbits, %loop ]
426 %nbits.res = phi i7 [ %nbits, %loop ]
474 %nbits.res = phi i8 [ %nbits, %loop ]
532 %nbits.res = phi i8 [ %nbits, %loop ]
580 %nbits.res = phi i8 [ %nbits, %loop ]
[all …]
H A Dlogical-right-shift-until-zero.ll57 %nbits.res = phi i8 [ %nbits, %loop ]
114 %nbits.res = phi i8 [ %nbits, %loop ]
170 %nbits.res = phi i8 [ %nbits, %loop ]
218 %nbits.res = phi i8 [ %nbits, %loop ]
266 %nbits.res = phi i8 [ %nbits, %loop ]
314 %nbits.res = phi i8 [ %nbits, %loop ]
426 %nbits.res = phi i7 [ %nbits, %loop ]
474 %nbits.res = phi i8 [ %nbits, %loop ]
532 %nbits.res = phi i8 [ %nbits, %loop ]
580 %nbits.res = phi i8 [ %nbits, %loop ]
[all …]
H A Dleft-shift-until-zero.ll57 %nbits.res = phi i8 [ %nbits, %loop ]
114 %nbits.res = phi i8 [ %nbits, %loop ]
170 %nbits.res = phi i8 [ %nbits, %loop ]
218 %nbits.res = phi i8 [ %nbits, %loop ]
266 %nbits.res = phi i8 [ %nbits, %loop ]
314 %nbits.res = phi i8 [ %nbits, %loop ]
426 %nbits.res = phi i7 [ %nbits, %loop ]
474 %nbits.res = phi i8 [ %nbits, %loop ]
532 %nbits.res = phi i8 [ %nbits, %loop ]
580 %nbits.res = phi i8 [ %nbits, %loop ]
[all …]

123