| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonPatternsV65.td | 10 let isCodeGenOnly = 1, isPseudo = 1, mayLoad = 1, 20 let isCodeGenOnly = 1, isPseudo = 1, mayLoad = 1, 30 let isCodeGenOnly = 1, isPseudo = 1, mayLoad = 1, 44 let isCodeGenOnly = 1, isPseudo = 1, mayLoad = 1, 55 let isCodeGenOnly = 1, isPseudo = 1, mayLoad = 1, 66 let isCodeGenOnly = 1, isPseudo = 1, mayLoad = 1,
|
| H A D | HexagonHazardRecognizer.cpp | 98 if (UsesLoad && SU->isInstr() && SU->getInstr()->mayLoad()) in ShouldPreferAnother() 160 UsesLoad = MI->mayLoad(); in EmitInstruction() 162 if (TII->isHVXVec(*MI) && !MI->mayLoad() && !MI->mayStore()) in EmitInstruction()
|
| H A D | HexagonOptAddrMode.cpp | 131 if ((!MID.mayStore() && !MID.mayLoad()) || HII->isPredicated(MI)) in INITIALIZE_PASS_DEPENDENCY() 197 if ((!UseMID.mayLoad() && !UseMID.mayStore()) || in canRemoveAddasl() 389 return MID.mayLoad() ? 1 : 0; in getBaseOpPosition() 411 return MID.mayLoad() ? 2 : 1; in getOffsetOpPosition() 426 if ((!MID.mayLoad() && !MID.mayStore()) || in processAddUses() 521 if ((MID.mayLoad() || MID.mayStore())) { in analyzeUses() 717 if (UseMID.mayLoad()) { in changeAddAsl() 751 if (MID.mayLoad()) in xformUseMI()
|
| /llvm-project-15.0.7/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfoC.td | 221 let hasSideEffects = 0, mayLoad = 1, mayStore = 0 in 227 let hasSideEffects = 0, mayLoad = 0, mayStore = 1 in 233 let hasSideEffects = 0, mayLoad = 1, mayStore = 0 in 239 let hasSideEffects = 0, mayLoad = 0, mayStore = 1 in 245 let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in 259 let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in 270 let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in 373 let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in 382 let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in 398 let hasSideEffects = 0, mayLoad = 0, mayStore = 0, [all …]
|
| H A D | RISCVInstrInfoA.td | 18 let hasSideEffects = 0, mayLoad = 1, mayStore = 0 in 33 let hasSideEffects = 0, mayLoad = 1, mayStore = 1 in 164 let mayLoad = 1; 188 let mayLoad = 1; 199 let mayLoad = 1; 209 let mayLoad = 1; 263 let mayLoad = 1; 292 let mayLoad = 1;
|
| H A D | RISCVInstrInfoZicbo.td | 37 let hasSideEffects = 0, mayLoad = 0, mayStore = 1 in 45 let hasSideEffects = 0, mayLoad = 1, mayStore = 0 in
|
| H A D | RISCVInstrInfoVPseudos.td | 651 let mayLoad = 1; 664 let mayLoad = 1; 681 let mayLoad = 1; 697 let mayLoad = 1; 710 let mayLoad = 1; 727 let mayLoad = 1; 743 let mayLoad = 1; 756 let mayLoad = 1; 773 let mayLoad = 1; 791 let mayLoad = 1; [all …]
|
| H A D | RISCVInstrInfo.td | 484 let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in 523 let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in 529 let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in 536 let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in 545 hasSideEffects = 1, mayLoad = 0, mayStore = 0 in 551 hasSideEffects = 1, mayLoad = 0, mayStore = 0 in 557 let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in 605 } // hasSideEffects = 0, mayLoad = 0, mayStore = 0 710 } // hasSideEffects = 1, mayLoad = 0, mayStore = 0 1344 mayStore = 0, mayLoad = 0 in [all …]
|
| H A D | RISCVInstrInfoZk.td | 42 let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in 49 let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in 58 let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in
|
| /llvm-project-15.0.7/llvm/tools/llvm-mca/Views/ |
| H A D | InstructionInfoView.cpp | 83 TempStream << (IIVDEntry.mayLoad ? " * " : " "); in printView() 141 IIVDEntry.mayLoad = MCDesc.mayLoad(); in collectData() 152 {"mayLoad", IIVD.mayLoad}, in toJSON()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | SIInsertHardClauses.cpp | 110 if (MI.mayLoad() || (MI.mayStore() && ST->shouldClusterStores())) { in getHardClauseType() 132 return MI.mayLoad() ? MI.mayStore() ? HARDCLAUSE_MIMG_ATOMIC in getHardClauseType() 137 return MI.mayLoad() ? MI.mayStore() ? HARDCLAUSE_VMEM_ATOMIC in getHardClauseType() 142 return MI.mayLoad() ? MI.mayStore() ? HARDCLAUSE_FLAT_ATOMIC in getHardClauseType()
|
| H A D | SIMemoryLegalizer.cpp | 753 if (!(MI->mayLoad() && !MI->mayStore())) in getLoadInfo() 767 if (!(!MI->mayLoad() && MI->mayStore())) in getStoreInfo() 814 if (!(MI->mayLoad() && MI->mayStore())) in getAtomicCmpxchgOrRmwInfo() 908 assert(MI->mayLoad() && MI->mayStore()); in enableRMWCacheBypass() 925 assert(MI->mayLoad() ^ MI->mayStore()); in enableVolatileAndOrNonTemporal() 1247 assert(MI->mayLoad() && MI->mayStore()); in enableRMWCacheBypass() 1277 assert(MI->mayLoad() ^ MI->mayStore()); in enableVolatileAndOrNonTemporal() 1547 assert(MI->mayLoad() && MI->mayStore()); in enableRMWCacheBypass() 1579 assert(MI->mayLoad() ^ MI->mayStore()); in enableVolatileAndOrNonTemporal() 1812 assert(MI->mayLoad() ^ MI->mayStore()); in enableVolatileAndOrNonTemporal() [all …]
|
| H A D | SIPostRABundler.cpp | 76 if (!MI.mayLoad()) in isDependentLoad() 119 NextMI.mayLoad() == MI.mayLoad() && NextMI.mayStore() == MI.mayStore() && in canBundle()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86InstrExtension.td | 42 let mayLoad = 1 in 68 let mayLoad = 1 in 100 let mayLoad = 1 in { 107 } // mayLoad = 1 118 let mayLoad = 1 in 128 let mayLoad = 1 in 174 let mayLoad = 1 in { 181 } // mayLoad = 1 189 let mayLoad = 1 in 196 let mayLoad = 1 in
|
| H A D | X86InstrAMX.td | 28 let mayLoad = 1 in 33 let mayLoad = 1 in 51 let isPseudo = true, mayLoad = 1, hasSideEffects = 1, 54 let isPseudo = true, mayLoad = 1 in 58 let isPseudo = true, mayLoad = 1 in 75 let mayLoad = 1 in 77 let mayLoad = 1 in
|
| H A D | X86InstrControl.td | 153 let mayLoad = 1 in 196 let mayLoad = 1 in { 280 let mayLoad = 1 in { 296 let mayLoad = 1 in 305 let mayLoad = 1 in 358 let mayLoad = 1 in 371 let mayLoad = 1 in 382 let mayLoad = 1 in 391 let mayLoad = 1 in
|
| H A D | X86CmovConversion.cpp | 195 llvm::none_of(Group, [&](MachineInstr *I) { return I->mayLoad(); })) in runOnMachineFunction() 305 if (CC != X86::COND_INVALID && (IncludeLoads || !I.mayLoad())) { in collectCmovCandidates() 321 if (I.mayLoad()) { in collectCmovCandidates() 671 return I->mayLoad() && X86::getCondFromCMov(*I) == CC; in convertCmovInstsToBranches() 722 if (!MI.mayLoad()) { in convertCmovInstsToBranches()
|
| /llvm-project-15.0.7/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrSystem.td | 159 let mayLoad = 1, mayStore = 1, Defs = [CC] in { 208 let mayLoad = 1 in { 228 let mayLoad = 1, mayStore = 1, Defs = [CC] in 232 let mayLoad = 1, mayStore = 1, Defs = [CC] in { 238 let mayLoad = 1, mayStore = 1, Uses = [R0L, R1L] in { 244 let mayLoad = 1, mayStore = 1, Uses = [R0L] in 248 let mayLoad = 1, mayStore = 1, Uses = [R0L], Defs = [CC] in 320 let hasSideEffects = 1, mayLoad = 1, Uses = [R0L, R1D], Defs = [CC] in 383 let hasSideEffects = 1, mayLoad = 1, Defs = [R0D, R1D] in 417 let hasSideEffects = 1, mayLoad = 1 in { [all …]
|
| H A D | SystemZInstrInfo.td | 525 let mayLoad = 1, mayStore = 1 in 856 let mayLoad = 1, mayStore = 1 in 1228 let mayLoad = 1, mayStore = 1 in 1652 let mayLoad = 1, Defs = [CC] in { 1660 let mayLoad = 1, Defs = [CC] in 1853 let mayLoad = 1; 1860 let mayLoad = 1, Defs = [CC] in 1897 let mayLoad = 1, mayStore = 1 in 1978 let mayLoad = 1 in 2155 let mayLoad = 1, Defs = [CC] in [all …]
|
| H A D | SystemZInstrBuilder.h | 31 if (MCID.mayLoad()) in addFrameReference()
|
| /llvm-project-15.0.7/llvm/lib/Target/M68k/ |
| H A D | M68kInstrBuilder.h | 65 if (MCID.mayLoad()) 82 if (MCID.mayLoad())
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | RegAllocScore.cpp | 112 } else if (MI.mayLoad() && MI.mayStore()) { in calculateRegAllocScore() 114 } else if (MI.mayLoad()) { in calculateRegAllocScore()
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsEVAInstrInfo.td | 62 bit mayLoad = 1; 100 bit mayLoad = 1; 116 bit mayLoad = 0; 131 bit mayLoad = 1;
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/MCA/ |
| H A D | AMDGPUCustomBehaviour.cpp | 260 else if (MCID.mayLoad() && !(MCID.TSFlags & SIInstrFlags::IsAtomicNoRet)) in generateWaitCntInfo() 267 else if ((MCID.mayLoad() && in generateWaitCntInfo() 269 ((MCID.TSFlags & SIInstrFlags::MIMG) && !MCID.mayLoad() && in generateWaitCntInfo()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrFormats.td | 1432 let mayLoad = 1; 1736 let mayLoad = 1 in 1784 let mayLoad = 1 in 4092 let mayStore = 0, mayLoad = 1 in 4101 let mayStore = 1, mayLoad = 0 in 4138 let mayStore = 0, mayLoad = 1 in 4147 let mayStore = 1, mayLoad = 0 in 4496 let mayLoad = Load; 4509 let mayLoad = 1; 11460 let mayLoad = 1; [all …]
|