Home
last modified time | relevance | path

Searched refs:lowerIf (Results 1 – 5 of 5) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/
H A DAArch64LegalizerInfo.cpp268 Actions.lowerIf(atomicOrderingAtLeastOrStrongerThan(0, AtomicOrdering::Unordered)); in AArch64LegalizerInfo()
363 .lowerIf([=](const LegalityQuery &Query) { in AArch64LegalizerInfo()
499 .lowerIf(isVector(0)); in AArch64LegalizerInfo()
541 .lowerIf( in AArch64LegalizerInfo()
666 .lowerIf(isVector(0)) in AArch64LegalizerInfo()
687 .lowerIf([=](const LegalityQuery &Query) { in AArch64LegalizerInfo()
730 .lowerIf(isScalar(0)) in AArch64LegalizerInfo()
770 .lowerIf([=](const LegalityQuery &Q) { return Q.Types[0].isScalar(); }); in AArch64LegalizerInfo()
803 getActionDefinitionsBuilder({G_SADDSAT, G_SSUBSAT}).lowerIf(isScalar(0)); in AArch64LegalizerInfo()
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/GlobalISel/
H A DLegalizerInfo.h668 LegalizeRuleSet &lowerIf(LegalityPredicate Predicate) { in lowerIf() function
676 LegalizeRuleSet &lowerIf(LegalityPredicate Predicate, in lowerIf() function
/llvm-project-15.0.7/llvm/lib/Target/Mips/
H A DMipsLegalizerInfo.cpp246 .lowerIf([=, &ST](const LegalityQuery &Query) { in MipsLegalizerInfo()
/llvm-project-15.0.7/llvm/docs/GlobalISel/
H A DLegalizer.rst179 * ``lowerIf()``, ``lowerFor()``, etc. declare an instruction to be
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPULegalizerInfo.cpp858 .lowerIf(typeIs(1, S1)) in AMDGPULegalizerInfo()
1041 .lowerIf(scalarNarrowerThan(0, 32)) in AMDGPULegalizerInfo()
1486 .lowerIf(all(typeIs(LitTyIdx, S16), sizeIs(BigTyIdx, 32))) in AMDGPULegalizerInfo()
1487 .lowerIf([=](const LegalityQuery &Query) { in AMDGPULegalizerInfo()
1583 .lowerIf([=](const LegalityQuery &Query) { in AMDGPULegalizerInfo()