Home
last modified time | relevance | path

Searched refs:isDef32 (Results 1 – 3 of 3) sorted by relevance

/llvm-project-15.0.7/llvm/test/CodeGen/AArch64/GlobalISel/
H A Dselect-redundant-zext.mir67 ; We should have a ORRWrs here, because isDef32 disallows copies.
91 ; We should have a ORRWrs here, because isDef32 disallows bitcasts.
118 ; We should have a ORRWrs here, because isDef32 disallows truncs.
158 ; We should have a ORRWrs here, because isDef32 disallows phis.
/llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/
H A DAArch64InstructionSelector.cpp460 bool isDef32(const MachineInstr &MI) const;
3244 if (!Def || !isDef32(*Def)) { in select()
6684 if (isDef32(*ExtInst)) in selectArithExtendedRegister()
6777 bool AArch64InstructionSelector::isDef32(const MachineInstr &MI) const { in isDef32() function in AArch64InstructionSelector
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64ISelDAGToDAG.cpp873 auto isDef32 = [](SDValue N) { in SelectArithExtendedRegister() local
881 isDef32(Reg)) in SelectArithExtendedRegister()