| /llvm-project-15.0.7/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyInstrControl.td | 14 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1 in { 27 } // isBranch = 1, isTerminator = 1, hasCtrlDep = 1 63 } // isTerminator = 1, hasCtrlDep = 1, isBarrier = 1, isNotDuplicable = 1 94 let hasCtrlDep = 1, isBarrier = 1 in { 122 } // hasCtrlDep = 1, isBarrier = 1 131 let isTerminator = 1, hasCtrlDep = 1, isBarrier = 1 in { 136 } // isTerminator = 1, hasCtrlDep = 1, isBarrier = 1 148 let hasCtrlDep = 1, hasSideEffects = 1 in { 157 let isTerminator = 1, hasCtrlDep = 1, hasSideEffects = 1 in 161 let isTerminator = 1, hasSideEffects = 1, isBarrier = 1, hasCtrlDep = 1, [all …]
|
| H A D | WebAssemblyInstrCall.td | 69 let isReturn = 1, isTerminator = 1, hasCtrlDep = 1, isBarrier = 1 in
|
| /llvm-project-15.0.7/llvm/utils/TableGen/ |
| H A D | InstrDocsEmitter.cpp | 126 FLAG(hasCtrlDep) in EmitInstrDocs()
|
| H A D | CodeGenInstruction.h | 265 bool hasCtrlDep : 1; variable
|
| H A D | CodeGenInstruction.cpp | 393 hasCtrlDep = R->getValueAsBit("hasCtrlDep"); in CodeGenInstruction()
|
| H A D | DAGISelMatcherGen.cpp | 978 if (II.hasCtrlDep || II.mayLoad || II.mayStore || II.canFoldAsLoad || in EmitResultInstructionAsOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/M68k/ |
| H A D | M68kInstrControl.td | 298 let isTerminator = 1, isReturn = 1, isBarrier = 1, hasCtrlDep = 1 in { 307 } // isTerminator = 1, isReturn = 1, isBarrier = 1, hasCtrlDep = 1
|
| /llvm-project-15.0.7/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrInfo.td | 227 let hasCtrlDep = 1, hasSideEffects = 1 in 231 let hasCtrlDep = 1, Uses = [CC], hasSideEffects = 1 in 235 let hasCtrlDep = 1, hasSideEffects = 1 in { 349 let isReturn = 1, isTerminator = 1, isBarrier = 1, hasCtrlDep = 1 in 353 let isReturn = 1, isTerminator = 1, hasCtrlDep = 1, CCMaskFirst = 1, Uses = [CC] in 359 let isReturn = 1, isTerminator = 1, isBarrier = 1, hasCtrlDep = 1 in 363 let isReturn = 1, isTerminator = 1, hasCtrlDep = 1, CCMaskFirst = 1, Uses = [CC] in 368 let isReturn = 1, isTerminator = 1, hasCtrlDep = 1 in {
|
| /llvm-project-15.0.7/llvm/include/llvm/Target/ |
| H A D | Target.td | 560 bit hasCtrlDep = false; // Does this instruction r/w ctrl-flow chains? 1104 let hasCtrlDep = true; 1113 let hasCtrlDep = true; 1122 let hasCtrlDep = true; 1131 let hasCtrlDep = true; 1316 let hasCtrlDep = true;
|
| /llvm-project-15.0.7/llvm/docs/TableGen/ |
| H A D | index.rst | 130 bit hasCtrlDep = 0;
|
| H A D | ProgRef.rst | 860 let isTerminator = true, isReturn = true, isBarrier = true, hasCtrlDep = true in 1929 bit hasCtrlDep = 0;
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86InstrControl.td | 22 hasCtrlDep = 1, FPForm = SpecialFP, SchedRW = [WriteJumpLd] in {
|
| H A D | X86InstrCompiler.td | 181 hasCtrlDep = 1, isCodeGenOnly = 1 in { 189 hasCtrlDep = 1, isCodeGenOnly = 1 in { 196 let isTerminator = 1, hasSideEffects = 1, isBarrier = 1, hasCtrlDep = 1,
|
| /llvm-project-15.0.7/llvm/lib/Target/XCore/ |
| H A D | XCoreInstrInfo.td | 977 let hasCtrlDep = 1 in 982 let hasCtrlDep = 1 in
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstr64Bit.td | 103 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7, hasSideEffects = 0 in { 481 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7, 487 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7,
|
| H A D | PPCInstrInfo.td | 1057 let hasCtrlDep = 1 in { 1066 } // hasCtrlDep 1204 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7, 1297 let isCall = 1, hasCtrlDep = 1, isCodeGenOnly = 1, PPC970_Unit = 7, 1468 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7, 1474 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, PPC970_Unit = 7, 1770 let isTerminator = 1, isBarrier = 1, hasCtrlDep = 1 in
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | R600Instructions.td | 86 let isTerminator = 1, isReturn = 1, hasCtrlDep = 1,
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsInstrInfo.td | 1890 let isReturn=1, isTerminator=1, isBarrier=1, hasCtrlDep=1, isCTI=1 in { 2309 let hasCtrlDep = 1;
|
| H A D | Mips16InstrInfo.td | 1385 let isReturn=1, isTerminator=1, hasDelaySlot=1, isBarrier=1, hasCtrlDep=1,
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.td | 4246 let isTerminator = 1, hasSideEffects = 1, isBarrier = 1, hasCtrlDep = 1,
|