Home
last modified time | relevance | path

Searched refs:hardware (Results 1 – 25 of 228) sorted by relevance

12345678910

/llvm-project-15.0.7/llvm/test/Transforms/HardwareLoops/
H A Dunconditional-latch.ll1 ; RUN: opt -force-hardware-loops=true -hardware-loop-decrement=1 -hardware-loop-counter-bitwidth=32…
2 ; RUN: opt -force-hardware-loops=true -hardware-loop-decrement=1 -hardware-loop-counter-bitwidth=32…
3 …RUN: opt -force-hardware-loops=true -hardware-loop-decrement=1 -hardware-loop-counter-bitwidth=32 …
H A Dunscevable.ll1 ; RUN: opt -hardware-loops -force-hardware-loops=true -hardware-loop-decrement=1 -hardware-loop-cou…
2 ; RUN: opt -hardware-loops -force-hardware-loops=true -hardware-loop-decrement=1 -hardware-loop-cou…
3 ; RUN: opt -hardware-loops -force-hardware-loops=true -hardware-loop-decrement=1 -hardware-loop-cou…
H A Dloop-guards.ll1 ; RUN: opt -hardware-loops -force-hardware-loops=true -hardware-loop-decrement=1 -hardware-loop-cou…
2 …-hardware-loops -force-hardware-loops=true -hardware-loop-decrement=1 -hardware-loop-counter-bitwi…
3 ; RUN: opt -hardware-loops -force-hardware-loops=true -hardware-loop-decrement=1 -hardware-loop-cou…
H A Dsibling-loops.ll2 ; RUN: opt < %s -hardware-loops -force-hardware-loops=true -hardware-loop-decrement=1 -hardware-loo…
H A Dscalar-while.ll2 ; RUN: opt -hardware-loops -force-hardware-loops=true -hardware-loop-decrement=1 -hardware-loop-cou…
3 ; RUN: opt -hardware-loops -force-hardware-loops=true -hardware-loop-decrement=1 -hardware-loop-cou…
4 ; RUN: opt -hardware-loops -force-hardware-loops=true -hardware-loop-decrement=1 -hardware-loop-cou…
5 ; RUN: opt -hardware-loops -force-hardware-loops=true -hardware-loop-decrement=1 -hardware-loop-cou…
6 … -hardware-loops -force-hardware-loops=true -hardware-loop-decrement=1 -hardware-loop-counter-bitw…
/llvm-project-15.0.7/lldb/source/Breakpoint/
H A DStoppointSite.cpp15 StoppointSite::StoppointSite(break_id_t id, addr_t addr, bool hardware) in StoppointSite() argument
16 : m_id(id), m_addr(addr), m_is_hardware_required(hardware), in StoppointSite()
20 uint32_t byte_size, bool hardware) in StoppointSite() argument
21 : m_id(id), m_addr(addr), m_is_hardware_required(hardware), in StoppointSite()
H A DWatchpoint.cpp28 const CompilerType *type, bool hardware) in Watchpoint() argument
29 : StoppointSite(0, addr, size, hardware), m_target(target), in Watchpoint()
30 m_enabled(false), m_is_hardware(hardware), m_is_watch_variable(false), in Watchpoint()
/llvm-project-15.0.7/llvm/test/MC/Hexagon/PacketRules/
H A Dendloop_branches.s5 # CHECK: 4:1: error: Branches cannot be in a packet with hardware loops
9 # CHECK: 8:1: error: Branches cannot be in a packet with hardware loops
13 # CHECK: 12:1: error: Branches cannot be in a packet with hardware loops
17 # CHECK: 16:1: error: Branches cannot be in a packet with hardware loops
/llvm-project-15.0.7/lldb/tools/intel-features/
H A DREADME.txt5 * enable using various hardware features of Intel(R) architecture based *
13 A shared library has been developed to use various hardware features of
15 currently comprises of hardware features namely Intel(R) Processor Trace and
23 agglomerates all cli commands for various hardware features. This wrapper is
27 For each hardware feature, separate cli commands have been developed that are
/llvm-project-15.0.7/llvm/test/Transforms/HardwareLoops/ARM/
H A Dstructure.ll5 ; RUN: opt -mtriple=thumbv8.1m.main-none-none-eabi -hardware-loops \
6 ; RUN: -pass-remarks-analysis=hardware-loops %s -S -o - 2>&1 | \
10 ; CHECK-REMARKS: remark: <unknown>:0:0: hardware-loop not created: it's not profitable to create a …
11 ; CHECK-REMARKS: remark: <unknown>:0:0: hardware-loop not created: nested hardware-loops not suppor…
12 ; CHECK-REMARKS: remark: <unknown>:0:0: hardware-loop not created: it's not profitable to create a …
13 ; CHECK-REMARKS: remark: <unknown>:0:0: hardware-loop not created: it's not profitable to create a …
14 ; CHECK-REMARKS: remark: <unknown>:0:0: hardware-loop not created: it's not profitable to create a …
15 ; CHECK-REMARKS: remark: <unknown>:0:0: hardware-loop not created: it's not profitable to create a …
17 ; CHECK-REMARKS: remark: <unknown>:0:0: hardware-loop not created: nested hardware-loops not suppor…
18 ; CHECK-REMARKS: remark: <unknown>:0:0: hardware-loop not created: it's not profitable to create a …
[all …]
/llvm-project-15.0.7/llvm/lib/Target/MSP430/
H A DMSP430.td26 "Enable 16-bit hardware multiplier">;
30 "Enable 32-bit hardware multiplier">;
34 "Enable F5 series hardware multiplier">;
/llvm-project-15.0.7/lldb/source/Host/common/
H A DNativeWatchpointList.cpp17 bool hardware) { in Add() argument
18 m_watchpoints[addr] = {addr, size, watch_flags, hardware}; in Add()
H A DNativeProcessProtocol.cpp149 bool hardware) { in SetWatchpoint() argument
177 thread->SetWatchpoint(addr, size, watch_flags, hardware); in SetWatchpoint()
178 if (thread_error.Fail() && hardware) { in SetWatchpoint()
204 return m_watchpoint_list.Add(addr, size, watch_flags, hardware); in SetWatchpoint()
619 bool hardware) { in RemoveBreakpoint() argument
620 if (hardware) in RemoveBreakpoint()
/llvm-project-15.0.7/lldb/tools/debugserver/source/
H A DDNBBreakpoint.cpp22 bool hardware) in DNBBreakpoint() argument
24 m_opcode(), m_addr(addr), m_enabled(0), m_hw_preferred(hardware), in DNBBreakpoint()
53 bool hardware) { in Add() argument
55 std::make_pair(addr, DNBBreakpoint(addr, length, hardware))); in Add()
H A DDNBBreakpoint.h27 DNBBreakpoint(nub_addr_t m_addr, nub_size_t byte_size, bool hardware);
122 DNBBreakpoint *Add(nub_addr_t addr, nub_size_t length, bool hardware);
/llvm-project-15.0.7/mlir/include/mlir/Dialect/GPU/IR/
H A DParallelLoopMapperAttr.td35 // processor: the hardware id to map to.
36 // map : An affine map that is used to pre-process hardware ids before
38 // bound : An affine map that is used to compute the bound of the hardware
/llvm-project-15.0.7/lldb/include/lldb/Breakpoint/
H A DStoppointSite.h20 StoppointSite(lldb::break_id_t bid, lldb::addr_t m_addr, bool hardware);
23 uint32_t byte_size, bool hardware);
/llvm-project-15.0.7/mlir/include/mlir/Dialect/GPU/Transforms/
H A DPasses.td34 let summary = "Greedily maps loops to GPU hardware dimensions.";
36 let description = "Greedily maps loops to GPU hardware dimensions.";
/llvm-project-15.0.7/lldb/source/API/
H A DSBTarget.cpp717 const bool hardware = false; in BreakpointCreateByLocation() local
746 const bool hardware = false; in BreakpointCreateByLocation() local
753 skip_prologue, internal, hardware, in BreakpointCreateByLocation()
770 const bool hardware = false; in BreakpointCreateByName() local
823 const bool hardware = false; in BreakpointCreateByName() local
870 const bool hardware = false; in BreakpointCreateByNames() local
916 const bool hardware = false; in BreakpointCreateByRegex() local
934 const bool hardware = false; in BreakpointCreateByAddress() local
952 const bool hardware = false; in BreakpointCreateBySBAddress() local
1000 const bool hardware = false; in BreakpointCreateBySourceRegex() local
[all …]
/llvm-project-15.0.7/llvm/test/CodeGen/Hexagon/
H A Dhwloop-redef-imm.mir5 # to a hardware loop. However, if the redefining instruction is actually
56 ; This definition of %7 should not prevent conversion to hardware loop.
H A Dhwloop-missed.ll3 ; Generate hardware loops when we also need to add a new preheader.
4 ; we should generate two hardware loops for this test case.
/llvm-project-15.0.7/mlir/docs/Dialects/
H A DTOSA.md14 hardware target concerns (CPU, GPU and NPU), and reflects a set of choices
37 order to bound the design of hardware, operator kernels, code generation
50 code generation and hardware development. It therefore incorporates precision
88 design of underlying hardware. The functional pseudocode also describes
/llvm-project-15.0.7/lldb/source/Plugins/Process/Windows/Common/
H A DNativeThreadWindows.cpp152 uint32_t watch_flags, bool hardware) { in SetWatchpoint() argument
153 if (!hardware) in SetWatchpoint()
/llvm-project-15.0.7/lldb/include/lldb/Host/common/
H A DNativeWatchpointList.h28 bool hardware);
/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/
H A Dctrloop-fp128.ll1 ; RUN: llc < %s -verify-machineinstrs -stop-after=hardware-loops -mcpu=pwr9 \
3 ; RUN: llc < %s -verify-machineinstrs -stop-after=hardware-loops -mcpu=pwr8 \

12345678910