Home
last modified time | relevance | path

Searched refs:getRegsAvailable (Results 1 – 5 of 5) sorted by relevance

/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DRegisterScavenging.h136 BitVector getRegsAvailable(const TargetRegisterClass *RC);
/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DRegisterScavenging.cpp277 BitVector RegScavenger::getRegsAvailable(const TargetRegisterClass *RC) { in getRegsAvailable() function in RegScavenger
552 BitVector Available = getRegsAvailable(RC); in scavengeRegister()
/llvm-project-15.0.7/llvm/lib/Target/Mips/
H A DMips16InstrInfo.cpp378 BitVector Available = rs.getRegsAvailable(&Mips::CPU16RegsRegClass); in loadImmediate()
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCFrameLowering.cpp489 BitVector BV = RS.getRegsAvailable(Subtarget.isPPC64() ? &PPC::G8RCRegClass : in findScratchRegister()
/llvm-project-15.0.7/llvm/lib/Target/AVR/
H A DAVRExpandPseudoInsts.cpp978 BitVector Available = RS.getRegsAvailable(&AVR::GPR8RegClass); in scavengeGPR8()