Searched refs:getBaseWithConstantOffset (Results 1 – 6 of 6) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUGlobalISelUtils.h | 26 getBaseWithConstantOffset(MachineRegisterInfo &MRI, Register Reg);
|
| H A D | AMDGPUGlobalISelUtils.cpp | 19 AMDGPU::getBaseWithConstantOffset(MachineRegisterInfo &MRI, Register Reg) { in getBaseWithConstantOffset() function in AMDGPU
|
| H A D | AMDGPURegisterBankInfo.cpp | 1273 AMDGPU::getBaseWithConstantOffset(*MRI, CombinedOffset); in setBufferOffsets() 1788 getBaseWithConstantOffset(MachineRegisterInfo &MRI, Register Reg) { in getBaseWithConstantOffset() function 1809 std::tie(BaseReg, ImmOffset) = getBaseWithConstantOffset(*B.getMRI(), in splitBufferOffsets() 2707 AMDGPU::getBaseWithConstantOffset(MRI, MI.getOperand(2).getReg()); in applyMappingImpl() 2838 AMDGPU::getBaseWithConstantOffset(MRI, MI.getOperand(3).getReg()); in applyMappingImpl()
|
| H A D | AMDGPUInstructionSelector.cpp | 1441 AMDGPU::getBaseWithConstantOffset(*MRI, BaseOffset); in selectDSGWSIntrinsic() 2665 std::tie(IdxBaseReg, Offset) = AMDGPU::getBaseWithConstantOffset(MRI, IdxReg); in computeIndirectRegIndex()
|
| H A D | AMDGPULegalizerInfo.cpp | 4258 AMDGPU::getBaseWithConstantOffset(MRI, OrigOffset); in splitBufferOffsets()
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 13142 static void getBaseWithConstantOffset(SDValue Loc, SDValue &Base, in getBaseWithConstantOffset() function 13150 getBaseWithConstantOffset(Loc.getOperand(0), Base, Offset, DAG); in getBaseWithConstantOffset() 13175 getBaseWithConstantOffset(Loc, Base1, Offset1, DAG); in isConsecutiveLSLoc() 13176 getBaseWithConstantOffset(BaseLoc, Base2, Offset2, DAG); in isConsecutiveLSLoc()
|