Home
last modified time | relevance | path

Searched refs:funct3 (Results 1 – 9 of 9) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVInstrFormatsC.td51 class RVInst16CI<bits<3> funct3, bits<2> opcode, dag outs, dag ins,
58 let Inst{15-13} = funct3;
67 class RVInst16CSS<bits<3> funct3, bits<2> opcode, dag outs, dag ins,
74 let Inst{15-13} = funct3;
85 let Inst{15-13} = funct3;
93 class RVInst16CL<bits<3> funct3, bits<2> opcode, dag outs, dag ins,
99 let Inst{15-13} = funct3;
108 class RVInst16CS<bits<3> funct3, bits<2> opcode, dag outs, dag ins,
114 let Inst{15-13} = funct3;
139 let Inst{15-13} = funct3;
[all …]
H A DRISCVInstrFormats.td262 let Inst{14-12} = funct3;
279 let Inst{14-12} = funct3;
315 let Inst{14-12} = funct3;
345 let Inst{14-12} = funct3;
361 let Inst{14-12} = funct3;
376 let Inst{14-12} = funct3;
446 bits<3> funct3;
466 bits<3> funct3;
487 bits<3> funct3;
505 bits<3> funct3;
[all …]
H A DRISCVInstrInfoA.td19 class LR_r<bit aq, bit rl, bits<3> funct3, string opcodestr>
20 : RVInstRAtomic<0b00010, aq, rl, funct3, OPC_AMO,
26 multiclass LR_r_aq_rl<bits<3> funct3, string opcodestr> {
27 def "" : LR_r<0, 0, funct3, opcodestr>;
28 def _AQ : LR_r<1, 0, funct3, opcodestr # ".aq">;
29 def _RL : LR_r<0, 1, funct3, opcodestr # ".rl">;
30 def _AQ_RL : LR_r<1, 1, funct3, opcodestr # ".aqrl">;
35 : RVInstRAtomic<funct5, aq, rl, funct3, OPC_AMO,
40 def "" : AMO_rr<funct5, 0, 0, funct3, opcodestr>;
41 def _AQ : AMO_rr<funct5, 1, 0, funct3, opcodestr # ".aq">;
[all …]
H A DRISCVInstrInfo.td485 class BranchCC_rri<bits<3> funct3, string opcodestr>
486 : RVInstB<funct3, OPC_BRANCH, (outs),
495 class Load_ri<bits<3> funct3, string opcodestr>
510 class Store_rri<bits<3> funct3, string opcodestr>
511 : RVInstS<funct3, OPC_STORE, (outs),
524 class ALU_ri<bits<3> funct3, string opcodestr>
537 class ALU_rr<bits<7> funct7, bits<3> funct3, string opcodestr,
546 class CSR_ir<bits<3> funct3, string opcodestr>
552 class CSR_ii<bits<3> funct3, string opcodestr>
553 : RVInstI<funct3, OPC_SYSTEM, (outs GPR:$rd),
[all …]
H A DRISCVInstrInfoF.td150 class FPLoad_r<bits<3> funct3, string opcodestr, RegisterClass rty,
152 : RVInstI<funct3, OPC_LOAD_FP, (outs rty:$rd),
158 class FPStore_r<bits<3> funct3, string opcodestr, RegisterClass rty,
160 : RVInstS<funct3, OPC_STORE_FP, (outs),
193 class FPALU_rr<bits<7> funct7, bits<3> funct3, string opcodestr,
195 : RVInstR<funct7, funct3, OPC_OP_FP, (outs rty:$rd),
199 multiclass FPALU_rr_m<bits<7> funct7, bits<3> funct3, string opcodestr,
235 class FPUnaryOp_r<bits<7> funct7, bits<5> rs2val, bits<3> funct3,
279 class FPCmp_rr<bits<7> funct7, bits<3> funct3, string opcodestr,
281 : RVInstR<funct7, funct3, OPC_OP_FP, (outs GPR:$rd),
[all …]
H A DRISCVInstrInfoZk.td43 class RVKUnary<bits<12> imm12_in, bits<3> funct3, string opcodestr>
44 : RVInstI<funct3, OPC_OP_IMM, (outs GPR:$rd), (ins GPR:$rs1),
59 class RVKUnary_rnum<bits<7> funct7, bits<3> funct3, string opcodestr>
60 : RVInstI<funct3, OPC_OP_IMM, (outs GPR:$rd), (ins GPR:$rs1, rnum:$rnum),
H A DRISCVInstrInfoC.td222 class CStackLoad<bits<3> funct3, string OpcodeStr,
224 : RVInst16CI<funct3, 0b10, (outs cls:$rd), (ins SP:$rs1, opnd:$imm),
228 class CStackStore<bits<3> funct3, string OpcodeStr,
230 : RVInst16CSS<funct3, 0b10, (outs), (ins cls:$rs2, SP:$rs1, opnd:$imm),
234 class CLoad_ri<bits<3> funct3, string OpcodeStr,
236 : RVInst16CL<funct3, 0b00, (outs cls:$rd), (ins GPRC:$rs1, opnd:$imm),
240 class CStore_rri<bits<3> funct3, string OpcodeStr,
242 : RVInst16CS<funct3, 0b00, (outs), (ins cls:$rs2, GPRC:$rs1, opnd:$imm),
246 class Bcz<bits<3> funct3, string OpcodeStr,
248 : RVInst16CB<funct3, 0b01, (outs), (ins cls:$rs1, simm9_lsb0:$imm),
H A DRISCVInstrInfoZb.td254 class RVBUnary<bits<7> funct7, bits<5> funct5, bits<3> funct3,
256 : RVInstR<funct7, funct3, opcode, (outs GPR:$rd), (ins GPR:$rs1),
264 : RVInstIShift<imm11_7, funct3, opcode, (outs GPR:$rd),
271 : RVInstIShiftW<imm11_5, funct3, opcode, (outs GPR:$rd),
277 class RVBShfl_ri<bits<7> imm11_5, bits<3> funct3, RISCVOpcode opcode,
279 : RVInstIShiftW<imm11_5, funct3, opcode, (outs GPR:$rd),
284 class RVBTernaryR<bits<2> funct2, bits<3> funct3, RISCVOpcode opcode,
286 : RVInstR4<funct2, funct3, opcode, (outs GPR:$rd),
291 class RVBTernaryImm6<bits<3> funct3, RISCVOpcode opcode,
304 let Inst{14-12} = funct3;
[all …]
/llvm-project-15.0.7/compiler-rt/lib/sanitizer_common/
H A Dsanitizer_linux.cpp2024 unsigned funct3 = (faulty_instruction >> 12) & 0x7; // bits 12-14, inclusive in GetWriteFlag() local
2027 switch (funct3) { in GetWriteFlag()
2041 switch (funct3) { in GetWriteFlag()
2054 switch (funct3) { in GetWriteFlag()
2064 switch (funct3) { in GetWriteFlag()