| /llvm-project-15.0.7/clang/test/CodeGen/ |
| H A D | aarch64-neon-intrinsics-constrained.c | 651 float64x1_t test_vadd_f64(float64x1_t a, float64x1_t b) { in test_vadd_f64() 659 float64x1_t test_vmul_f64(float64x1_t a, float64x1_t b) { in test_vmul_f64() 667 float64x1_t test_vdiv_f64(float64x1_t a, float64x1_t b) { in test_vdiv_f64() 677 float64x1_t test_vmla_f64(float64x1_t a, float64x1_t b, float64x1_t c) { in test_vmla_f64() 687 float64x1_t test_vmls_f64(float64x1_t a, float64x1_t b, float64x1_t c) { in test_vmls_f64() 698 float64x1_t test_vfma_f64(float64x1_t a, float64x1_t b, float64x1_t c) { in test_vfma_f64() 710 float64x1_t test_vfms_f64(float64x1_t a, float64x1_t b, float64x1_t c) { in test_vfms_f64() 718 float64x1_t test_vsub_f64(float64x1_t a, float64x1_t b) { in test_vsub_f64() 761 float64x1_t test_vrnda_f64(float64x1_t a) { in test_vrnda_f64() 770 float64x1_t test_vrndp_f64(float64x1_t a) { in test_vrndp_f64() [all …]
|
| H A D | aarch64-neon-scalar-x-indexed-elem.c | 46 float64x1_t test_vmul_n_f64(float64x1_t a, float64_t b) { in test_vmul_n_f64() 88 float64x1_t test_vmulx_lane_f64(float64x1_t a, float64x1_t b) { in test_vmulx_lane_f64() 99 float64x1_t test_vmulx_laneq_f64_0(float64x1_t a, float64x2_t b) { in test_vmulx_laneq_f64_0() 109 float64x1_t test_vmulx_laneq_f64_1(float64x1_t a, float64x2_t b) { in test_vmulx_laneq_f64_1() 157 float64x1_t test_vfma_lane_f64(float64x1_t a, float64x1_t b, float64x1_t v) { in test_vfma_lane_f64() 172 float64x1_t test_vfms_lane_f64(float64x1_t a, float64x1_t b, float64x1_t v) { in test_vfms_lane_f64() 187 float64x1_t test_vfma_laneq_f64(float64x1_t a, float64x1_t b, float64x2_t v) { in test_vfma_laneq_f64() 203 float64x1_t test_vfms_laneq_f64(float64x1_t a, float64x1_t b, float64x2_t v) { in test_vfms_laneq_f64() 418 float64x1_t arg1; in test_vmulx_lane_f64_0() 419 float64x1_t arg2; in test_vmulx_lane_f64_0() [all …]
|
| H A D | aarch64-neon-scalar-x-indexed-elem-constrained.c | 40 float64_t test_vfmad_lane_f64(float64_t a, float64_t b, float64x1_t c) { in test_vfmad_lane_f64() 77 float64x1_t test_vfma_lane_f64(float64x1_t a, float64x1_t b, float64x1_t v) { in test_vfma_lane_f64() 94 float64x1_t test_vfms_lane_f64(float64x1_t a, float64x1_t b, float64x1_t v) { in test_vfms_lane_f64() 111 float64x1_t test_vfma_laneq_f64(float64x1_t a, float64x1_t b, float64x2_t v) { in test_vfma_laneq_f64() 130 float64x1_t test_vfms_laneq_f64(float64x1_t a, float64x1_t b, float64x2_t v) { in test_vfms_laneq_f64()
|
| H A D | aarch64-neon-intrinsics.c | 8839 float64x1_t test_vmulx_f64(float64x1_t a, float64x1_t b) { in test_vmulx_f64() 17902 float64x1_t test_vadd_f64(float64x1_t a, float64x1_t b) { in test_vadd_f64() 17909 float64x1_t test_vmul_f64(float64x1_t a, float64x1_t b) { in test_vmul_f64() 17916 float64x1_t test_vdiv_f64(float64x1_t a, float64x1_t b) { in test_vdiv_f64() 17924 float64x1_t test_vmla_f64(float64x1_t a, float64x1_t b, float64x1_t c) { in test_vmla_f64() 17932 float64x1_t test_vmls_f64(float64x1_t a, float64x1_t b, float64x1_t c) { in test_vmls_f64() 17942 float64x1_t test_vfma_f64(float64x1_t a, float64x1_t b, float64x1_t c) { in test_vfma_f64() 17953 float64x1_t test_vfms_f64(float64x1_t a, float64x1_t b, float64x1_t c) { in test_vfms_f64() 17960 float64x1_t test_vsub_f64(float64x1_t a, float64x1_t b) { in test_vsub_f64() 17969 float64x1_t test_vabd_f64(float64x1_t a, float64x1_t b) { in test_vabd_f64() [all …]
|
| H A D | aarch64-neon-extract.c | 186 float64x1_t test_vext_f64(float64x1_t a, float64x1_t b) { in test_vext_f64()
|
| H A D | aarch64-neon-vcombine.c | 101 float64x2_t test_vcombine_f64(float64x1_t low, float64x1_t high) { in test_vcombine_f64()
|
| H A D | aarch64-neon-vget-hilo.c | 103 float64x1_t test_vget_high_f64(float64x2_t a) { in test_vget_high_f64() 201 float64x1_t test_vget_low_f64(float64x2_t a) { in test_vget_low_f64()
|
| H A D | aarch64-neon-2velem.c | 552 float64x2_t test_vfmaq_lane_f64(float64x2_t a, float64x2_t b, float64x1_t v) { in test_vfmaq_lane_f64() 585 float64x2_t test_vfmsq_lane_f64(float64x2_t a, float64x2_t b, float64x1_t v) { in test_vfmsq_lane_f64() 623 float64_t test_vfmsd_lane_f64(float64_t a, float64_t b, float64x1_t v) { in test_vfmsd_lane_f64() 1761 float64x1_t test_vmul_lane_f64(float64x1_t a, float64x1_t v) { in test_vmul_lane_f64() 1785 float64x2_t test_vmulq_lane_f64(float64x2_t a, float64x1_t v) { in test_vmulq_lane_f64() 1812 float64x1_t test_vmul_laneq_f64(float64x1_t a, float64x2_t v) { in test_vmul_laneq_f64() 1878 float64x2_t test_vmulxq_lane_f64(float64x2_t a, float64x1_t v) { in test_vmulxq_lane_f64() 3624 float64x1_t test_vmul_laneq_f64_0(float64x1_t a, float64x2_t v) { in test_vmul_laneq_f64_0() 3690 float64x2_t test_vmulxq_lane_f64_0(float64x2_t a, float64x1_t v) { in test_vmulxq_lane_f64_0() 4082 float64x1_t test_vfma_n_f64(float64x1_t a, float64x1_t b, float64_t n) { in test_vfma_n_f64() [all …]
|
| H A D | arm64_vdupq_n_f64.c | 37 float64x2_t test_vdupq_lane_f64(float64x1_t V) { in test_vdupq_lane_f64()
|
| H A D | aarch64-bf16-reinterpret-intrinsics.c | 165 bfloat16x4_t test_vreinterpret_bf16_f64(float64x1_t a) { return vreinterpret_bf16_f64(a); } in test_vreinterpret_bf16_f64() 327 float64x1_t test_vreinterpret_f64_bf16(bfloat16x4_t a) { return vreinterpret_f64_bf16(a); } in test_vreinterpret_f64_bf16()
|
| H A D | arm64-lanes.c | 96 float64_t test_vdupd_lane_f64(float64x1_t src) { in test_vdupd_lane_f64()
|
| H A D | aarch64-neon-scalar-copy.c | 19 float64_t test_vdupd_lane_f64(float64x1_t a) { in test_vdupd_lane_f64()
|
| H A D | aarch64-neon-misc.c | 172 uint64x1_t test_vceqz_f64(float64x1_t a) { in test_vceqz_f64() 303 uint64x1_t test_vcgez_f64(float64x1_t a) { in test_vcgez_f64() 409 uint64x1_t test_vclez_f64(float64x1_t a) { in test_vclez_f64() 515 uint64x1_t test_vcgtz_f64(float64x1_t a) { in test_vcgtz_f64() 621 uint64x1_t test_vcltz_f64(float64x1_t a) { in test_vcltz_f64()
|
| H A D | aarch64-neon-ldst-one.c | 270 float64x1_t test_vld1_dup_f64(float64_t *a) { in test_vld1_dup_f64() 911 float64x1_t test_vld1_lane_f64(float64_t *a, float64x1_t b) { in test_vld1_lane_f64() 4373 void test_vst1_lane_f64(float64_t *a, float64x1_t b) { in test_vst1_lane_f64()
|
| /llvm-project-15.0.7/clang/test/Sema/ |
| H A D | vector-init.c | 48 typedef double float64x1_t __attribute__((vector_size(8))); typedef 49 float64x1_t arg1 = (float64x1_t)0x3fedf9d4343c7c80; // okay
|
| H A D | vector-cast.c | 48 typedef __attribute__((vector_size(8))) double float64x1_t; typedef 50 float64x1_t vget_low_f64(float64x2_t __p0);
|
| H A D | aarch64-neon-ranges.c | 24 void test_mul_lane_f64(float64x1_t small, float64x2_t big, float64x2_t rhs) { in test_mul_lane_f64()
|
| /llvm-project-15.0.7/clang/include/clang/Basic/ |
| H A D | arm_neon_incl.td | 95 // has type float64x1_t or any other vector type of 64 bits).
|