| /llvm-project-15.0.7/llvm/test/MC/AMDGPU/ |
| H A D | gfx8_asm_flat.s | 78 flat_load_dwordx2 v[5:6], v[1:2] label 81 flat_load_dwordx2 v[254:255], v[1:2] label 84 flat_load_dwordx2 v[5:6], v[254:255] label 87 flat_load_dwordx2 v[5:6], v[1:2] glc label 90 flat_load_dwordx2 v[5:6], v[1:2] slc label
|
| H A D | gfx7_asm_flat.s | 78 flat_load_dwordx2 v[5:6], v[1:2] label 81 flat_load_dwordx2 v[254:255], v[1:2] label 84 flat_load_dwordx2 v[5:6], v[254:255] label 87 flat_load_dwordx2 v[5:6], v[1:2] glc label 90 flat_load_dwordx2 v[5:6], v[1:2] slc label
|
| H A D | flat-gfx11-mnemonic.s | 20 flat_load_dwordx2 v[1:2], v[3:4] label
|
| H A D | flat.s | 88 flat_load_dwordx2 v[1:2], v[3:4] label
|
| H A D | gfx10_asm_flat.s | 23 flat_load_dwordx2 v[5:6], v[1:2] label
|
| H A D | gfx9_asm_flat.s | 123 flat_load_dwordx2 v[5:6], v[1:2] offset:4095 label 126 flat_load_dwordx2 v[254:255], v[1:2] offset:4095 label 129 flat_load_dwordx2 v[5:6], v[254:255] offset:4095 label 132 flat_load_dwordx2 v[5:6], v[1:2] label 135 flat_load_dwordx2 v[5:6], v[1:2] offset:0 label 138 flat_load_dwordx2 v[5:6], v[1:2] offset:7 label 141 flat_load_dwordx2 v[5:6], v[1:2] offset:4095 glc label 144 flat_load_dwordx2 v[5:6], v[1:2] offset:4095 slc label
|
| /llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/ |
| H A D | load-global-f64.ll | 9 ; GCN-HSA: flat_load_dwordx2 [[VAL:v\[[0-9]+:[0-9]+\]]] 31 ; GCN-HSA-DAG: flat_load_dwordx2
|
| H A D | vgpr-descriptor-waterfall-loop-idom-update.ll | 16 ; GCN-NEXT: flat_load_dwordx2 v[4:5], v[6:7] 17 ; GCN-NEXT: flat_load_dwordx2 v[2:3], v[0:1]
|
| H A D | load-global-i64.ll | 12 ; GCN-HSA: flat_load_dwordx2 [[VAL:v\[[0-9]+:[0-9]+\]]] 39 ; GCN-HSA-DAG: flat_load_dwordx2
|
| H A D | flat-address-space.ll | 67 ; CHECK: flat_load_dwordx2 151 ; GFX9: flat_load_dwordx2 152 ; GFX10: flat_load_dwordx2
|
| H A D | lds-misaligned-bug.ll | 69 ; VECT-DAG: flat_load_dwordx2 v 182 ; GCN-DAG: flat_load_dwordx2 v 245 ; SPLIT-DAG: flat_load_dwordx2 v 246 ; SPLIT-DAG: flat_load_dwordx2 v
|
| H A D | promote-constOffset-to-imm.ll | 50 ; GFX8-NEXT: flat_load_dwordx2 v[11:12], v[0:1] 51 ; GFX8-NEXT: flat_load_dwordx2 v[5:6], v[5:6] 52 ; GFX8-NEXT: flat_load_dwordx2 v[7:8], v[7:8] 53 ; GFX8-NEXT: flat_load_dwordx2 v[9:10], v[9:10] 60 ; GFX8-NEXT: flat_load_dwordx2 v[13:14], v[13:14] 61 ; GFX8-NEXT: flat_load_dwordx2 v[15:16], v[15:16] 65 ; GFX8-NEXT: flat_load_dwordx2 v[17:18], v[17:18] 68 ; GFX8-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 467 ; GFX8-NEXT: flat_load_dwordx2 v[8:9], v[8:9] 499 ; GFX8-NEXT: flat_load_dwordx2 v[6:7], v[6:7] [all …]
|
| H A D | flat_atomics_i64.ll | 823 ; GCN: flat_load_dwordx2 [[RET:v\[[0-9]+:[0-9]\]]], v[{{[0-9]+}}:{{[0-9]+}}] glc{{$}} 834 ; GCN: flat_load_dwordx2 [[RET:v\[[0-9]+:[0-9]\]]], v[{{[0-9]+}}:{{[0-9]+}}] glc 844 ; GCN: flat_load_dwordx2 [[RET:v\[[0-9]+:[0-9]+\]]], v[{{[0-9]+:[0-9]+}}] glc{{$}} 856 ; GCN: flat_load_dwordx2 [[RET:v\[[0-9]+:[0-9]+\]]], v[{{[0-9]+:[0-9]+}}] glc{{$}} 996 ; GCN: flat_load_dwordx2 [[RET:v\[[0-9]+:[0-9]\]]], v[{{[0-9]+}}:{{[0-9]+}}] glc{{$}} 1007 ; GCN: flat_load_dwordx2 [[RET:v\[[0-9]+:[0-9]\]]], v[{{[0-9]+}}:{{[0-9]+}}] glc 1017 ; GCN: flat_load_dwordx2 [[RET:v\[[0-9]+:[0-9]+\]]], v[{{[0-9]+:[0-9]+}}] glc{{$}} 1029 ; GCN: flat_load_dwordx2 [[RET:v\[[0-9]+:[0-9]+\]]], v[{{[0-9]+:[0-9]+}}] glc{{$}}
|
| H A D | hsa-func.ll | 44 ; HSA: flat_load_dwordx2 v{{\[[0-9]+:[0-9]+\]}}, v[0:1]
|
| H A D | load-select-ptr.ll | 16 ; GCN: flat_load_dwordx2
|
| H A D | load-global-f32.ll | 22 ; GCN-HSA: flat_load_dwordx2
|
| H A D | sint_to_fp.f64.ll | 57 ; GCN: flat_load_dwordx2 v[[[LO:[0-9]+]]:[[HI:[0-9]+]]]
|
| H A D | bitreverse.ll | 298 ; FLAT-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 317 ; GISEL-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 406 ; FLAT-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 425 ; GISEL-NEXT: flat_load_dwordx2 v[0:1], v[0:1]
|
| H A D | uint_to_fp.f64.ll | 7 ; GCN: flat_load_dwordx2 v[[[LO:[0-9]+]]:[[HI:[0-9]+]]]
|
| H A D | trunc.ll | 111 ; VI: flat_load_dwordx2 v[[[VLO:[0-9]+]]:{{[0-9]+\]}}
|
| H A D | global_smrd.ll | 123 ; CHECK: flat_load_dwordx2 [[A_ADDR:v\[[0-9]+:[0-9]+\]]], v[[[ADDR_LO]]:[[ADDR_HI]]]
|
| H A D | half.ll | 695 ; GCN-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 788 ; CI-NEXT: flat_load_dwordx2 v[1:2], v[0:1] 805 ; VI-NEXT: flat_load_dwordx2 v[1:2], v[0:1] 827 ; CI-NEXT: flat_load_dwordx2 v[3:4], v[0:1] 846 ; VI-NEXT: flat_load_dwordx2 v[4:5], v[0:1] 1107 ; CI-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 1132 ; VI-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 1162 ; CI-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 1190 ; VI-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 1527 ; CI-NEXT: flat_load_dwordx2 v[0:1], v[0:1] [all …]
|
| /llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/GlobalISel/ |
| H A D | llvm.amdgcn.div.scale.ll | 185 ; GFX7-NEXT: flat_load_dwordx2 v[0:1], v[0:1] glc 187 ; GFX7-NEXT: flat_load_dwordx2 v[2:3], v[2:3] glc 207 ; GFX8-NEXT: flat_load_dwordx2 v[0:1], v[0:1] glc 651 ; GFX7-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 669 ; GFX8-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 725 ; GFX7-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 743 ; GFX8-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 799 ; GFX7-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 817 ; GFX8-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 873 ; GFX7-NEXT: flat_load_dwordx2 v[0:1], v[0:1] [all …]
|
| H A D | extractelement.i16.ll | 67 ; GFX8-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 80 ; GFX7-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 140 ; GFX8-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 153 ; GFX7-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 358 ; GFX8-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 365 ; GFX7-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 401 ; GFX8-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 409 ; GFX7-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 448 ; GFX8-NEXT: flat_load_dwordx2 v[0:1], v[0:1] 456 ; GFX7-NEXT: flat_load_dwordx2 v[0:1], v[0:1] [all …]
|
| H A D | llvm.amdgcn.update.dpp.ll | 60 ; GFX8-NEXT: flat_load_dwordx2 v[2:3], v[0:1]
|