| /llvm-project-15.0.7/clang/test/AST/HLSL/ |
| H A D | vector-constructors.hlsl | 61 // CHECK-NEXT: DeclRefExpr 0x{{[0-9a-fA-F]+}} <col:24> 'float' lvalue Var 0x{{[0-9a-fA-F]+}} 'f' '… 63 // CHECK-NEXT: DeclRefExpr 0x{{[0-9a-fA-F]+}} <col:27> 'float' lvalue Var 0x{{[0-9a-fA-F]+}} 'g' '… 85 // CHECK-NEXT: DeclRefExpr 0x{{[0-9a-fA-F]+}} <col:24> 'int' lvalue Var 0x{{[0-9a-fA-F]+}} 'i' 'int' 88 // CHECK-NEXT: DeclRefExpr 0x{{[0-9a-fA-F]+}} <col:27> 'int' lvalue Var 0x{{[0-9a-fA-F]+}} 'j' 'int' 98 // CHECK-NEXT: MemberExpr 0x{{[0-9a-fA-F]+}} <col:24, col:26> 'float' lvalue .f 0x{{[0-9a-fA-F]+}} 99 // CHECK-NEXT: DeclRefExpr 0x{{[0-9a-fA-F]+}} <col:24> 'struct S':'S' lvalue Var 0x{{[0-9a-fA-F]+}}… 101 // CHECK-NEXT: MemberExpr 0x{{[0-9a-fA-F]+}} <col:29, col:31> 'float' lvalue .f 0x{{[0-9a-fA-F]+}} 102 // CHECK-NEXT: DeclRefExpr 0x{{[0-9a-fA-F]+}} <col:29> 'struct S':'S' lvalue Var 0x{{[0-9a-fA-F]+}}… 115 // CHECK-NEXT: MemberExpr 0x{{[0-9a-fA-F]+}} <col:24> '<bound member function type>' .operator floa… 117 // CHECK-NEXT: DeclRefExpr 0x{{[0-9a-fA-F]+}} <col:24> 'struct T':'T' lvalue Var 0x{{[0-9a-fA-F]+}}… [all …]
|
| H A D | vector-alias.hlsl | 7 // CHECK-NEXT: BuiltinType 0x{{[0-9a-fA-F]+}} 'float' 10 // CHECK-NEXT: IntegerLiteral 0x{{[0-9a-fA-F]+}} <<invalid sloc>> 'int' 4 14 // CHECK-NEXT: TemplateTypeParm 0x{{[0-9a-fA-F]+}} 'element' 15 // CHECK-NEXT: DeclRefExpr 0x{{[0-9a-fA-F]+}} <<invalid sloc>> 'int' lvalue 16 // NonTypeTemplateParm 0x{{[0-9a-fA-F]+}} 'element_count' 'int' 19 // CHECK: UsingDirectiveDecl 0x{{[0-9a-fA-F]+}} <<invalid sloc>> <invalid sloc> Namespace 0x{{[0-9a… 26 // CHECK: DeclStmt 0x{{[0-9a-fA-F]+}} <line:24:3, col:43> 32 // CHECK: DeclStmt 0x{{[0-9a-fA-F]+}} <line:30:3, col:32> 38 // CHECK: DeclStmt 0x{{[0-9a-fA-F]+}} <line:36:3, col:48> 44 // CHECK: DeclStmt 0x{{[0-9a-fA-F]+}} <line:42:3, col:36> [all …]
|
| /llvm-project-15.0.7/llvm/test/TableGen/GICombinerEmitter/ |
| H A D | parse-match-pattern.td | 46 …Pred[[P1:(0x)?[0-9a-fA-F]+]] [shape=record,label="{{[{]{}}<s0>#0 $$|<s1>#1 $mi}|__anonpred0_1|$mi.… 70 …:(0x)?[0-9a-fA-F]+]] [shape=record,label="{{[{]{}}<s0>#0 $dst|<s1>#1 $src1}|__anon1_0|MOV|$t=getOp… 73 …Pred[[P1:(0x)?[0-9a-fA-F]+]] [shape=record,label="{{[{]{}}<s0>#0 $$|<s1>#1 $mi}|__anonpred1_1|$mi.… 74 …Pred[[P2:(0x)?[0-9a-fA-F]+]] [shape=record,label="{{[{]{}}<s0>#0 $$|<s1>#1 $mi}|__anonpred1_3|$mi.… 112 …Pred[[P1:(0x)?[0-9a-fA-F]+]] [shape=record,label="{{[{]{}}<s0>#0 $$|<s1>#1 $mi}|__anonpred2_1|$mi.… 113 …Pred[[P2:(0x)?[0-9a-fA-F]+]] [shape=record,label="{{[{]{}}<s0>#0 $$|<s1>#1 $mi}|__anonpred2_3|$mi.… 114 …Pred[[P3:(0x)?[0-9a-fA-F]+]] [shape=record,label="{{[{]{}}<s0>#0 $$|<s1>#1 $mi}|__anonpred2_5|$mi.… 156 …Pred[[P1:(0x)?[0-9a-fA-F]+]] [shape=record,label="{{[{]{}}<s0>#0 $$|<s1>#1 $mi}|__anonpred3_1|$mi.… 157 …Pred[[P2:(0x)?[0-9a-fA-F]+]] [shape=record,label="{{[{]{}}<s0>#0 $$|<s1>#1 $mi}|__anonpred3_3|$mi.… 158 …Pred[[P3:(0x)?[0-9a-fA-F]+]] [shape=record,label="{{[{]{}}<s0>#0 $$|<s1>#1 $mi}|__anonpred3_5|$mi.… [all …]
|
| H A D | match-tree.td | 90 // CHECK-DAG: Node[[N3:(0x)?[0-9a-fA-F]+]] [shape=record,label="{No partitioner|Rule0}"] 91 // CHECK-DAG: Node[[N4:(0x)?[0-9a-fA-F]+]] [shape=record,label="{No partitioner|Rule5}"] 92 // CHECK-DAG: Node[[N5:(0x)?[0-9a-fA-F]+]] [shape=record,label="{No partitioner|Rule5}"] 95 // CHECK-DAG: Node[[N8:(0x)?[0-9a-fA-F]+]] [shape=record,label="{No partitioner|Rule1}"] 96 // CHECK-DAG: Node[[N9:(0x)?[0-9a-fA-F]+]] [shape=record,label="{No partitioner|Rule2}"] 97 // CHECK-DAG: Node[[N10:(0x)?[0-9a-fA-F]+]] [shape=record,label="{No partitioner|Rule2}"] 100 // CHECK-DAG: Node[[N13:(0x)?[0-9a-fA-F]+]] [shape=record,label="{No partitioner|Rule3,Rule4}",co… 101 // CHECK-DAG: Node[[N14:(0x)?[0-9a-fA-F]+]] [shape=record,label="{No partitioner|Rule4}"] 102 // CHECK-DAG: Node[[N15:(0x)?[0-9a-fA-F]+]] [shape=record,label="{No partitioner|Rule4}"] 105 // CHECK-DAG: Node[[N18:(0x)?[0-9a-fA-F]+]] [shape=record,label="{No partitioner|Rule6}"] [all …]
|
| /llvm-project-15.0.7/clang/test/OpenMP/ |
| H A D | target_map_codegen_25.cpp | 56 int fA; member 65 #pragma omp parallel firstprivate(fA,fB) private(pA,pB) in CC() 93 #pragma omp target map(fA) in CC() 95 ++fA; in CC() 194 return fA + pA; in foo()
|
| /llvm-project-15.0.7/compiler-rt/test/xray/TestCases/Posix/ |
| H A D | fdr-mode.cpp | 39 [[clang::xray_always_instrument]] void __attribute__((noinline)) fA() { fB(); } in fA() function 57 fA(); in main() 60 fA(); in main() 65 fA(); in main()
|
| /llvm-project-15.0.7/clang/test/ASTMerge/APValue/ |
| H A D | APValue.cpp | 78 consteval A fA() { in fA() function 82 A Advanced_Struct = fA(); 137 consteval C fA() { in fA() function 141 C Array2_Struct = fA(); 302 consteval D fA() { in fA() function 306 constexpr D Arr = fA();
|
| /llvm-project-15.0.7/clang/test/CodeGen/ |
| H A D | inline2.c | 40 inline int fA(void) { return 0; } in fA() function 66 + fA() + fB(); in test_all()
|
| /llvm-project-15.0.7/clang/test/SemaHLSL/Semantics/ |
| H A D | entry_parameter.hlsl | 7 // CHECK: FunctionDecl 0x{{[0-9a-fA-F]+}} <{{.*}}> line:[[@LINE-1]]:6 CSMain 'void (int)' 8 // CHECK-NEXT: ParmVarDecl 0x{{[0-9a-fA-F]+}} <{{.*}}> col:17 GI 'int'
|
| /llvm-project-15.0.7/compiler-rt/test/fuzzer/ |
| H A D | OnlySomeBytesTest.cpp | 42 __attribute__((noinline)) void fA(IN in) { if (in[0] == 'A') fB(in); } in fA() function 46 fA((IN)Data); in LLVMFuzzerTestOneInput()
|
| H A D | trace-malloc-unbalanced.test | 19 CHECK: Unbalanced MALLOC[{{[0-9]+}}] [[PTR:(:?0x)?[0-9a-fA-F]+]] 4
|
| H A D | only-some-bytes.test | 51 # * the second most frequent is one of fA/fB/fC in a de-mangled form.
|
| /llvm-project-15.0.7/clang/test/SemaHLSL/ |
| H A D | shader_type_attr.hlsl | 59 // CHECK:HLSLShaderAttr 0x{{[0-9a-fA-F]+}} <line:60:2, col:18> Compute 67 // CHECK:HLSLShaderAttr 0x{{[0-9a-fA-F]+}} <line:66:2, col:18> Compute 71 // CHECK:HLSLShaderAttr 0x{{[0-9a-fA-F]+}} <line:70:2, col:18> Compute
|
| H A D | num_threads.hlsl | 83 // CHECK: HLSLNumThreadsAttr 0x{{[0-9a-fA-F]+}} <line:{{[0-9]+}}:2, col:18> 1 2 1 91 // CHECK: HLSLNumThreadsAttr 0x{{[0-9a-fA-F]+}} <line:90:2, col:18> 2 2 1 95 // CHECK: HLSLNumThreadsAttr 0x{{[0-9a-fA-F]+}} <line:94:2, col:18> 2 2 1
|
| /llvm-project-15.0.7/llvm/test/Transforms/LoopVectorize/ |
| H A D | minmax_reduction.ll | 6 @fA = common global [1024 x float] zeroinitializer, align 16 415 %arrayidx = getelementptr inbounds [1024 x float], [1024 x float]* @fA, i64 0, i64 %indvars.iv 440 %arrayidx = getelementptr inbounds [1024 x float], [1024 x float]* @fA, i64 0, i64 %indvars.iv 465 %arrayidx = getelementptr inbounds [1024 x float], [1024 x float]* @fA, i64 0, i64 %indvars.iv 490 %arrayidx = getelementptr inbounds [1024 x float], [1024 x float]* @fA, i64 0, i64 %indvars.iv 515 %arrayidx = getelementptr inbounds [1024 x float], [1024 x float]* @fA, i64 0, i64 %indvars.iv 540 %arrayidx = getelementptr inbounds [1024 x float], [1024 x float]* @fA, i64 0, i64 %indvars.iv 565 %arrayidx = getelementptr inbounds [1024 x float], [1024 x float]* @fA, i64 0, i64 %indvars.iv 590 %arrayidx = getelementptr inbounds [1024 x float], [1024 x float]* @fA, i64 0, i64 %indvars.iv 618 %arrayidx = getelementptr inbounds [1024 x float], [1024 x float]* @fA, i64 0, i64 %indvars.iv [all …]
|
| /llvm-project-15.0.7/llvm/test/DebugInfo/Generic/ |
| H A D | discriminated-union.ll | 9 ; CHECK: DW_AT_discr [DW_FORM_ref4] (cu + {{0x[0-9a-fA-F]+}} => {[[OFFSET:0x[0-9a-fA-F]+]]})
|
| /llvm-project-15.0.7/mlir/utils/tree-sitter-mlir/ |
| H A D | grammar.js | 29 _hex_digit : $ => /[0-9a-fA-F]/,
|
| /llvm-project-15.0.7/llvm/utils/vim/syntax/ |
| H A D | tablegen.vim | 23 syn match tgNumber /\<0x[0-9a-fA-F]\+\>/
|
| /llvm-project-15.0.7/llvm/test/DebugInfo/X86/ |
| H A D | objc-property-void.ll | 6 ; CHECK: DW_AT_name [DW_FORM_strp] ( .debug_str[0x{{[0-9a-fA-F]+}}] = "Foo") 9 ; CHECK: DW_AT_APPLE_property_name [DW_FORM_strp] ( .debug_str[0x{{[0-9a-fA-F]+}}] = "foo")
|
| /llvm-project-15.0.7/llvm/docs/ |
| H A D | AMDGPUOperandSyntax.rst | 767 Hexadecimal [-]?0x[0-9a-fA-F]+ 0xff 768 \ [-]?[0x]?[0-9][0-9a-fA-F]*[hH] 0ffh 789 Hexadecimal [-]0x[0-9a-fA-F]*(.[0-9a-fA-F]*)?[pP][+-]?[0-9a-fA-F]+ -0x1afp-10, 0x.1afp10
|
| /llvm-project-15.0.7/llvm/test/CodeGen/ARM/ |
| H A D | 2011-08-02-MergedGlobalDbg.ll | 5 ; CHECK: DW_AT_location [DW_FORM_exprloc] (DW_OP_addr [[ADDR:0x[0-9a-fA-F]+]])
|
| H A D | 2011-01-19-MergedGlobalDbg.ll | 15 ; CHECK: DW_AT_location [DW_FORM_exprloc] (DW_OP_addr [[ADDR:0x[0-9a-fA-F]+]])
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.td | 2296 def FCMPUS : XForm_17<63, 0, (outs crrc:$crD), (ins f4rc:$fA, f4rc:$fB), 2297 "fcmpu $crD, $fA, $fB", IIC_FPCompare>; 2298 def FCMPOS : XForm_17<63, 32, (outs crrc:$crD), (ins f4rc:$fA, f4rc:$fB), 2299 "fcmpo $crD, $fA, $fB", IIC_FPCompare>; 2301 def FCMPUD : XForm_17<63, 0, (outs crrc:$crD), (ins f8rc:$fA, f8rc:$fB), 2302 "fcmpu $crD, $fA, $fB", IIC_FPCompare>; 2303 def FCMPOD : XForm_17<63, 32, (outs crrc:$crD), (ins f8rc:$fA, f8rc:$fB), 2304 "fcmpo $crD, $fA, $fB", IIC_FPCompare>; 2308 def FTDIV: XForm_17<63, 128, (outs crrc:$crD), (ins f8rc:$fA, f8rc:$fB), 2309 "ftdiv $crD, $fA, $fB", IIC_FPCompare>;
|
| /llvm-project-15.0.7/mlir/docs/ |
| H A D | LangRef.md | 167 hex_digit ::= [0-9a-fA-F]
|