| /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/ |
| H A D | vector.ll | 38 define void @test_f8(%f8* %P, %f8* %Q, %f8* %S) { 39 %p = load %f8, %f8* %P ; <%f8> [#uses=1] 40 %q = load %f8, %f8* %Q ; <%f8> [#uses=1] 42 store %f8 %R, %f8* %S 46 define void @test_fmul(%f8* %P, %f8* %Q, %f8* %S) { 47 %p = load %f8, %f8* %P ; <%f8> [#uses=1] 50 store %f8 %R, %f8* %S 54 define void @test_div(%f8* %P, %f8* %Q, %f8* %S) { 58 store %f8 %R, %f8* %S 62 define void @test_rem(%f8* %P, %f8* %Q, %f8* %S) { [all …]
|
| /llvm-project-15.0.7/llvm/test/CodeGen/Generic/ |
| H A D | vector.ll | 37 define void @test_f8(%f8* %P, %f8* %Q, %f8* %S) { 38 %p = load %f8, %f8* %P ; <%f8> [#uses=1] 39 %q = load %f8, %f8* %Q ; <%f8> [#uses=1] 41 store %f8 %R, %f8* %S 46 %p = load %f8, %f8* %P ; <%f8> [#uses=1] 47 %q = load %f8, %f8* %Q ; <%f8> [#uses=1] 49 store %f8 %R, %f8* %S 54 %p = load %f8, %f8* %P ; <%f8> [#uses=1] 55 %q = load %f8, %f8* %Q ; <%f8> [#uses=1] 104 %p = load %f8, %f8* %P ; <%f8> [#uses=1] [all …]
|
| H A D | v-split.ll | 3 %f8 = type <8 x float> 5 define void @test_f8(%f8 *%P, %f8* %Q, %f8 *%S) { 6 %p = load %f8, %f8* %P 7 %q = load %f8, %f8* %Q 8 %R = fadd %f8 %p, %q 9 store %f8 %R, %f8 *%S
|
| /llvm-project-15.0.7/llvm/test/MC/Mips/ |
| H A D | micromips-fpu-instructions.s | 333 ceil.w.s $f6, $f8 334 ceil.w.d $f6, $f8 335 cvt.w.s $f6, $f8 336 cvt.w.d $f6, $f8 337 floor.w.s $f6, $f8 338 floor.w.d $f6, $f8 339 round.w.s $f6, $f8 357 mfc1 $6, $f8 358 mtc1 $6, $f8 359 mfhc1 $6, $f8 [all …]
|
| H A D | expansion-jal-sym-pic.s | 64 # ELF-O32-NEXT: 03 20 f8 09 jalr $25 86 # ELF-N32-NEXT: 03 20 f8 09 jalr $25 104 # ELF-N64-NEXT: 03 20 f8 09 jalr $25 113 # ELF-XN64-NEXT: 03 20 f8 09 jalr $25 139 # ELF-O32-NEXT: 03 20 f8 09 jalr $25 163 # ELF-N32-NEXT: 03 20 f8 09 jalr $25 185 # ELF-N64-NEXT: 03 20 f8 09 jalr $25 219 # ELF-O32-NEXT: 03 20 f8 09 jalr $25 243 # ELF-N32-NEXT: 03 20 f8 09 jalr $25 267 # ELF-N64-NEXT: 03 20 f8 09 jalr $25 [all …]
|
| /llvm-project-15.0.7/llvm/test/MC/Sparc/ |
| H A D | sparc-fp-instructions.s | 63 fadds %f0, %f4, %f8 64 faddd %f0, %f4, %f8 65 faddq %f0, %f4, %f8 76 fsubs %f0, %f4, %f8 77 fsubd %f0, %f4, %f8 78 fsubq %f0, %f4, %f8 83 fmuls %f0, %f4, %f8 84 fmuld %f0, %f4, %f8 85 fmulq %f0, %f4, %f8 95 fdivs %f0, %f4, %f8 [all …]
|
| /llvm-project-15.0.7/llvm/test/CodeGen/X86/ |
| H A D | vector.ll | 9 %f8 = type <8 x float> 40 %p = load %f8, ptr %P ; <%f8> [#uses=1] 41 %q = load %f8, ptr %Q ; <%f8> [#uses=1] 42 %R = fadd %f8 %p, %q ; <%f8> [#uses=1] 48 %p = load %f8, ptr %P ; <%f8> [#uses=1] 49 %q = load %f8, ptr %Q ; <%f8> [#uses=1] 50 %R = fmul %f8 %p, %q ; <%f8> [#uses=1] 56 %p = load %f8, ptr %P ; <%f8> [#uses=1] 57 %q = load %f8, ptr %Q ; <%f8> [#uses=1] 58 %R = fdiv %f8 %p, %q ; <%f8> [#uses=1] [all …]
|
| H A D | coff-comdat.ll | 45 $f8 = comdat any 46 define x86_fastcallcc void @v8() comdat($f8) { 49 define x86_fastcallcc void @f8() comdat($f8) { 72 ; CHECK: .section .text,"xr",associative,@f8@0 74 ; CHECK: .section .text,"xr",discard,@f8@0 75 ; CHECK: .globl @f8@0
|
| /llvm-project-15.0.7/llvm/test/MC/Disassembler/Sparc/ |
| H A D | sparc-fp.txt | 75 # CHECK: fadds %f0, %f4, %f8 78 # CHECK: faddd %f0, %f4, %f8 81 # CHECK: faddq %f0, %f4, %f8 90 # CHECK: fsubs %f0, %f4, %f8 93 # CHECK: fsubd %f0, %f4, %f8 96 # CHECK: fsubq %f0, %f4, %f8 99 # CHECK: fmuls %f0, %f4, %f8 102 # CHECK: fmuld %f0, %f4, %f8 105 # CHECK: fmulq %f0, %f4, %f8 114 # CHECK: fdivs %f0, %f4, %f8 [all …]
|
| /llvm-project-15.0.7/llvm/test/CodeGen/SystemZ/ |
| H A D | frame-22.ll | 11 ; CHECK-NEXT: std %f8, 120(%r15) # 8-byte Folded Spill 12 ; CHECK-NEXT: .cfi_offset %f8, -40 15 ; CHECK-NEXT: ld %f8, 120(%r15) # 8-byte Folded Reload 18 call void asm sideeffect "", "~{f8},~{r12}"() nounwind 46 ; CHECK: std %f8, 152(%r15) # 8-byte Folded Spill 47 ; CHECK-NEXT: .cfi_offset %f8, -8 53 ; CHECK-NEXT: ld %f8, 152(%r15) # 8-byte Folded Reload 55 call void asm sideeffect "", "~{f8}"() nounwind 70 ; CHECK-NEXT: std %f8, 176(%r15) # 8-byte Folded Spill 71 ; CHECK-NEXT: .cfi_offset %f8, -88 [all …]
|
| H A D | vector-constrained-fp-intrinsics.ll | 237 ; S390X-NEXT: ldr %f2, %f8 243 ; S390X-NEXT: ldr %f2, %f8 263 ; SZ13-NEXT: ldr %f2, %f8 268 ; SZ13-NEXT: ldr %f2, %f8 338 ; SZ13-NEXT: ldr %f2, %f8 343 ; SZ13-NEXT: ldr %f2, %f8 348 ; SZ13-NEXT: ldr %f2, %f8 441 ; SZ13-NEXT: ldr %f2, %f8 522 ; SZ13-NEXT: ldr %f2, %f8 527 ; SZ13-NEXT: ldr %f2, %f8 [all …]
|
| H A D | frame-04.ll | 14 ; CHECK: std %f8, 56(%r15) 22 ; CHECK: .cfi_offset %f8, -168 31 ; CHECK: ld %f8, 56(%r15) 74 ; CHECK: std %f8, 40(%r15) 80 ; CHECK: .cfi_offset %f8, -168 89 ; CHECK: ld %f8, 40(%r15) 122 ; numerical order so the pair should be %f8+%f10. 127 ; CHECK: std %f8, 8(%r15) 129 ; CHECK: .cfi_offset %f8, -168 138 ; CHECK: ld %f8, 8(%r15) [all …]
|
| /llvm-project-15.0.7/llvm/test/MC/RISCV/ |
| H A D | rv32fc-aliases-valid.s | 8 c.flw f8, (x9) 10 c.fsw f8, (x9) 12 c.flwsp f8, (x2) 14 c.fswsp f8, (x2)
|
| H A D | rvdc-aliases-valid.s | 12 c.fld f8, (x9) 14 c.fsd f8, (x9) 16 c.fldsp f8, (x2) 18 c.fsdsp f8, (x2)
|
| /llvm-project-15.0.7/clang/test/CodeGen/ |
| H A D | inline2.c | 52 extern int f8(void); 53 extern inline int f8(void) { return 0; } in f8() function 65 return f0() + f1() + f2() + f3() + f4() + f5() + f6() + f7() + f8() + f9() in test_all()
|
| /llvm-project-15.0.7/clang/test/Sema/ |
| H A D | expr-address-of.c | 111 void f8(void) { in f8() function 112 void *dummy0 = &f8(); // expected-error {{cannot take the address of an rvalue of type 'void'}} in f8() 115 …void *dummy1 = &(1 ? v : f8()); // expected-error {{cannot take the address of an rvalue of type '… in f8() 117 …void *dummy2 = &(f8(), v); // expected-error {{cannot take the address of an rvalue of type 'void'… in f8()
|
| /llvm-project-15.0.7/llvm/test/MC/Mips/micromips/ |
| H A D | valid.s | 306 ldc1 $f8, 300($10) # CHECK: ldc1 $f8, 300($10) # encoding: [0xbd,0x0a,0x01,0x2c] 330 c.lt.d $fcc3, $f8, $f2 # CHECK: c.lt.d $fcc3, $f8, $f2 # encoding: [0x54,0x48,0x67,0x3c] 333 c.nge.s $fcc3, $f11, $f8 # CHECK: c.nge.s $fcc3, $f11, $f8 # encoding: [0x55,0x0b,0x63,0x7c] 339 c.ngt.s $fcc5, $f8, $f13 # CHECK: c.ngt.s $fcc5, $f8, $f13 # encoding: [0x55,0xa8,0xa3,0xfc] 380 add.s $f4, $f6, $f8 # CHECK: add.s $f4, $f6, $f8 # encoding: [0x55,0x06,0x20,0x30] 382 sub.s $f4, $f6, $f8 # CHECK: sub.s $f4, $f6, $f8 # encoding: [0x55,0x06,0x20,0x70] 384 mul.s $f4, $f6, $f8 # CHECK: mul.s $f4, $f6, $f8 # encoding: [0x55,0x06,0x20,0xb0] 386 div.s $f4, $f6, $f8 # CHECK: div.s $f4, $f6, $f8 # encoding: [0x55,0x06,0x20,0xf0] 388 add.d $f4, $f6, $f8 # CHECK: add.d $f4, $f6, $f8 # encoding: [0x55,0x06,0x21,0x30] 390 sub.d $f4, $f6, $f8 # CHECK: sub.d $f4, $f6, $f8 # encoding: [0x55,0x06,0x21,0x70] [all …]
|
| /llvm-project-15.0.7/llvm/test/MC/Disassembler/Mips/mips64r2/ |
| H A D | valid-xfail-mips64r2.txt | 12 0x46 0x08 0x5b 0x3d # CHECK: c.nge.s $fcc3, $f11, $f8 16 0x46 0x0d 0x45 0x3f # CHECK: c.ngt.s $fcc5, $f8, $f13 31 0x46 0xc0 0x45 0x85 # CHECK: abs.ps $f22, $f8 34 0x46 0xd4 0x42 0x3e # CHECK: c.le.ps $fcc2, $f8, $f20 40 0x46 0xc8 0xa6 0x36 # CHECK: c.ole.ps $fcc6, $f20, $f8 61 0x4c 0x98 0x46 0xb6 # CHECK: nmadd.ps $f26, $f4, $f8, $f24 62 0x4d 0x1e 0x87 0xb9 # CHECK: nmsub.d $f30, $f8, $f16, $f30 64 0x46 0xde 0x46 0x2c # CHECK: pll.ps $f24, $f8, $f30 66 0x46 0xda 0xf2 0x2e # CHECK: pul.ps $f8, $f30, $f26 67 0x46 0xc2 0x46 0x2f # CHECK: puu.ps $f24, $f8, $f2
|
| /llvm-project-15.0.7/llvm/test/MC/Disassembler/Mips/mips64r3/ |
| H A D | valid-xfail-mips64r3.txt | 12 0x46 0x08 0x5b 0x3d # CHECK: c.nge.s $fcc3, $f11, $f8 16 0x46 0x0d 0x45 0x3f # CHECK: c.ngt.s $fcc5, $f8, $f13 31 0x46 0xc0 0x45 0x85 # CHECK: abs.ps $f22, $f8 34 0x46 0xd4 0x42 0x3e # CHECK: c.le.ps $fcc2, $f8, $f20 40 0x46 0xc8 0xa6 0x36 # CHECK: c.ole.ps $fcc6, $f20, $f8 61 0x4c 0x98 0x46 0xb6 # CHECK: nmadd.ps $f26, $f4, $f8, $f24 62 0x4d 0x1e 0x87 0xb9 # CHECK: nmsub.d $f30, $f8, $f16, $f30 64 0x46 0xde 0x46 0x2c # CHECK: pll.ps $f24, $f8, $f30 66 0x46 0xda 0xf2 0x2e # CHECK: pul.ps $f8, $f30, $f26 67 0x46 0xc2 0x46 0x2f # CHECK: puu.ps $f24, $f8, $f2
|
| /llvm-project-15.0.7/llvm/test/MC/Disassembler/Mips/mips64r5/ |
| H A D | valid-xfail-mips64r5.txt | 12 0x46 0x08 0x5b 0x3d # CHECK: c.nge.s $fcc3, $f11, $f8 16 0x46 0x0d 0x45 0x3f # CHECK: c.ngt.s $fcc5, $f8, $f13 31 0x46 0xc0 0x45 0x85 # CHECK: abs.ps $f22, $f8 34 0x46 0xd4 0x42 0x3e # CHECK: c.le.ps $fcc2, $f8, $f20 40 0x46 0xc8 0xa6 0x36 # CHECK: c.ole.ps $fcc6, $f20, $f8 61 0x4c 0x98 0x46 0xb6 # CHECK: nmadd.ps $f26, $f4, $f8, $f24 62 0x4d 0x1e 0x87 0xb9 # CHECK: nmsub.d $f30, $f8, $f16, $f30 64 0x46 0xde 0x46 0x2c # CHECK: pll.ps $f24, $f8, $f30 66 0x46 0xda 0xf2 0x2e # CHECK: pul.ps $f8, $f30, $f26 67 0x46 0xc2 0x46 0x2f # CHECK: puu.ps $f24, $f8, $f2
|
| /llvm-project-15.0.7/clang/test/CodeGen/PowerPC/ |
| H A D | ppc64-soft-float.c | 24 struct f8 { float f[8]; }; argument 58 struct f8 func_f8(struct f8 x) { return x; } in func_f8() 141 struct f8 global_f8;
|
| /llvm-project-15.0.7/clang/test/SemaCXX/ |
| H A D | warn-cast-function-type.cpp | 12 typedef int (&f8)(long, int); typedef 42 …f8 f2 = (f8)x; /* expected-warning {{cast from 'int (long)' to 'f8' (aka 'int (&)(long, int)') con… in foo()
|
| /llvm-project-15.0.7/llvm/test/CodeGen/Hexagon/ |
| H A D | cfi_offset2.ll | 28 %v1 = tail call i32 @f8(i8* getelementptr inbounds ([2 x i8], [2 x i8]* @g4, i32 0, i32 0)) #0 51 %v10 = tail call i32 @f8(i8* getelementptr inbounds ([27 x i8], [27 x i8]* @g6, i32 0, i32 0)) 56 %v11 = tail call i32 @f8(i8* getelementptr inbounds ([2 x i8], [2 x i8]* @g5, i32 0, i32 0)) #0 57 %v12 = tail call i32 @f8(i8* getelementptr inbounds ([2 x i8], [2 x i8]* @g4, i32 0, i32 0)) #0 80 %v21 = tail call i32 @f8(i8* getelementptr inbounds ([27 x i8], [27 x i8]* @g6, i32 0, i32 0)) 85 %v22 = tail call i32 @f8(i8* getelementptr inbounds ([2 x i8], [2 x i8]* @g5, i32 0, i32 0)) #0 106 declare i32 @f8(i8* nocapture readonly) #0
|
| H A D | coalesce_tfri.ll | 31 ; CHECK-DAG: call f8 34 ; CHECK-DAG: call f8 44 …tail call void (i8*, ...) @f8(i8* getelementptr inbounds ([49 x i8], [49 x i8]* @g2, i32 0, i32 0)) 46 …tail call void (i8*, ...) @f8(i8* getelementptr inbounds ([76 x i8], [76 x i8]* @g3, i32 0, i32 0)) 78 …tail call void (i8*, ...) @f8(i8* getelementptr inbounds ([36 x i8], [36 x i8]* @g5, i32 0, i32 0)) 99 declare void @f8(i8*, ...)
|
| /llvm-project-15.0.7/clang/test/CXX/dcl/dcl.fct/ |
| H A D | p17.cpp | 43 decltype(auto) f8(auto... x) { return (x + ...); } in f8() function 44 static_assert(is_same_v<decltype(f8(1, 2, 3)), int>); 45 static_assert(is_same_v<decltype(f8('c', 'd')), int>); 46 static_assert(is_same_v<decltype(f8('c', 1)), int>); 176 void f8(C auto &... x); 178 static_assert(is_same_v<decltype(f8(i, i)), void>); 179 static_assert(is_same_v<decltype(f8(i, c)), void>); 181 static_assert(is_same_v<decltype(f8(i, i, ci)), void>);
|