| /llvm-project-15.0.7/compiler-rt/lib/tsan/rtl/ |
| H A D | tsan_rtl_report.cpp | 370 for (Event *evp = &part->events[0]; evp < end; evp++) { in TraceReplay() local 371 Event *evp0 = evp; in TraceReplay() 372 if (!evp->is_access && !evp->is_func) { in TraceReplay() 373 switch (evp->type) { in TraceReplay() 390 evp++; in TraceReplay() 490 if (evp == nullptr) { in RestoreStack() 498 if (evp->is_access) { in RestoreStack() 499 if (evp->is_func == 0 && evp->type == EventType::kAccessExt && in RestoreStack() 500 evp->_ == 0) // NopEvent in RestoreStack() 516 if (evp->is_func) { in RestoreStack() [all …]
|
| H A D | tsan_rtl.h | 718 ALWAYS_INLINE void TraceRelease(ThreadState *thr, EventT *evp) { in TraceRelease() argument 719 DCHECK_LE(evp + 1, &thr->tctx->trace.parts.Back()->events[TracePart::kSize]); in TraceRelease() 720 atomic_store_relaxed(&thr->trace_pos, (uptr)(evp + 1)); in TraceRelease() 725 EventT *evp; in TraceEvent() local 726 if (!TraceAcquire(thr, &evp)) { in TraceEvent() 728 UNUSED bool res = TraceAcquire(thr, &evp); in TraceEvent() 731 *evp = ev; in TraceEvent() 732 TraceRelease(thr, evp); in TraceEvent()
|
| /llvm-project-15.0.7/compiler-rt/lib/tsan/rtl-old/ |
| H A D | tsan_rtl_report.cpp | 472 for (Event *evp = &part->events[0]; evp < end; evp++) { in TraceReplay() local 473 Event *evp0 = evp; in TraceReplay() 474 if (!evp->is_access && !evp->is_func) { in TraceReplay() 475 switch (evp->type) { in TraceReplay() 492 evp++; in TraceReplay() 572 [&](Sid ev_sid, Epoch ev_epoch, Event *evp) { in RestoreStack() argument 574 if (evp->is_access) { in RestoreStack() 575 if (evp->is_func == 0 && evp->type == EventType::kAccessExt && in RestoreStack() 576 evp->_ == 0) // NopEvent in RestoreStack() 592 if (evp->is_func) { in RestoreStack() [all …]
|
| H A D | tsan_rtl.h | 630 Event *evp = &trace[pos]; in TraceAddEvent() local 632 *evp = ev; in TraceAddEvent() 704 ALWAYS_INLINE void TraceRelease(ThreadState *thr, EventT *evp) { in TraceRelease() argument 705 DCHECK_LE(evp + 1, &thr->tctx->trace.parts.Back()->events[TracePart::kSize]); in TraceRelease() 706 atomic_store_relaxed(&thr->trace_pos, (uptr)(evp + 1)); in TraceRelease() 711 EventT *evp; in TraceEvent() local 712 if (!TraceAcquire(thr, &evp)) { in TraceEvent() 714 UNUSED bool res = TraceAcquire(thr, &evp); in TraceEvent() 717 *evp = ev; in TraceEvent() 718 TraceRelease(thr, evp); in TraceEvent()
|
| /llvm-project-15.0.7/llvm/test/MC/Disassembler/Mips/micromips32r6/ |
| H A D | valid.txt | 75 0x00 0x10 0x39 0x7c # CHECK: evp $16 76 0x00 0x00 0x39 0x7c # CHECK: evp $zero 311 0x00 0x00 0x39 0x7c # CHECK: evp 312 0x00 0x04 0x39 0x7c # CHECK: evp $4
|
| /llvm-project-15.0.7/llvm/test/MC/Mips/micromips32r6/ |
| H A D | valid.s | 371 evp # CHECK: evp $zero # encoding: [0x00,0x00,0x39,0x7c] 372 evp $4 # CHECK: evp $4 # encoding: [0x00,0x04,0x39,0x7c]
|
| H A D | invalid.s | 141 evp 3 # CHECK: :[[@LINE]]:7: error: invalid operand for instruction 142 evp $4, 5 # CHECK: :[[@LINE]]:11: error: invalid operand for instruction
|
| /llvm-project-15.0.7/llvm/test/MC/Disassembler/Mips/mips32r6/ |
| H A D | valid-mips32r6-el.txt | 99 0x04 0x00 0x70 0x41 # CHECK: evp $16 100 0x04 0x00 0x60 0x41 # CHECK: evp $zero
|
| H A D | valid-mips32r6.txt | 72 0x41 0x60 0x00 0x04 # CHECK: evp $zero 74 0x41 0x70 0x00 0x04 # CHECK: evp $16
|
| /llvm-project-15.0.7/llvm/test/MC/Disassembler/Mips/mips64r6/ |
| H A D | valid-mips64r6-el.txt | 123 0x04 0x00 0x70 0x41 # CHECK: evp $16 124 0x04 0x00 0x60 0x41 # CHECK: evp $zero
|
| H A D | valid-mips64r6.txt | 89 0x41 0x60 0x00 0x04 # CHECK: evp $zero 93 0x41 0x70 0x00 0x04 # CHECK: evp $16
|
| /llvm-project-15.0.7/compiler-rt/include/sanitizer/ |
| H A D | netbsd_syscall_hooks.h | 1236 #define __sanitizer_syscall_pre_timer_create(clock_id, evp, timerid) \ argument 1238 (long long)(clock_id), (long long)(evp), (long long)(timerid)) 1239 #define __sanitizer_syscall_post_timer_create(res, clock_id, evp, timerid) \ argument 1241 res, (long long)(clock_id), (long long)(evp), (long long)(timerid)) 3789 long long evp, 3793 long long evp,
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | Mips32r6InstrInfo.td | 552 class EVP_DESC : DVPEVP_DESC_BASE<"evp", II_EVP>; 995 def : MipsInstAlias<"evp", (EVP ZERO), 0>, ISA_MIPS32R6;
|
| H A D | MicroMips32r6InstrInfo.td | 227 class EVP_MMR6_ENC : POOL32A_DVPEVP_FM_MMR6<"evp", 0b0011100101>; 1258 class EVP_MMR6_DESC : DVPEVP_MMR6_DESC_BASE<"evp", II_EVP>; 1681 def : MipsInstAlias<"evp", (EVP_MMR6 ZERO), 0>, ISA_MICROMIPS32R6;
|