Home
last modified time | relevance | path

Searched refs:contraction (Results 1 – 25 of 31) sorted by relevance

12

/llvm-project-15.0.7/polly/lib/External/ppcg/
H A Dgrouping.c44 isl_union_pw_multi_aff *contraction; member
54 isl_union_pw_multi_aff_free(grouping->contraction); in ppcg_grouping_clear()
500 grouping->contraction); in add_groups()
505 grouping->contraction = upma; in add_groups()
508 if (!grouping->domain || !grouping->contraction || in add_groups()
630 grouping->contraction = upma; in complete_grouping()
651 isl_union_pw_multi_aff *contraction; in ppcg_compute_schedule() local
662 if (!grouping.contraction) { in ppcg_compute_schedule()
667 contraction = isl_union_pw_multi_aff_copy(grouping.contraction); in ppcg_compute_schedule()
674 contraction = isl_union_pw_multi_aff_copy(grouping.contraction); in ppcg_compute_schedule()
[all …]
H A Dgpu.c3369 contraction = isl_union_pw_multi_aff_copy(kernel->contraction); in add_copies_group_private()
3721 contraction = kernel->contraction; in compute_sync_writes()
3865 kernel->contraction = isl_union_pw_multi_aff_copy(contraction); in gpu_create_kernel()
3868 contraction); in gpu_create_kernel()
3957 contraction = isl_union_pw_multi_aff_copy(kernel->contraction); in gpu_create_kernel()
4476 contraction); in get_local_coincidence()
4505 contraction); in band_set_coincident()
4854 contraction); in update_may_persist_at_band()
4878 contraction); in expand_and_tag()
4965 contraction = isl_union_pw_multi_aff_copy(contraction); in remove_external_flow()
[all …]
H A Dgpu_group.c1503 isl_union_pw_multi_aff *contraction; in check_can_be_private_live_ranges() local
1511 contraction = isl_union_pw_multi_aff_copy(kernel->contraction); in check_can_be_private_live_ranges()
1513 contraction); in check_can_be_private_live_ranges()
1546 __isl_keep isl_union_pw_multi_aff *contraction) in expand() argument
1548 contraction = isl_union_pw_multi_aff_copy(contraction); in expand()
1632 isl_union_pw_multi_aff *contraction; in gpu_group_references() local
1660 contraction = isl_union_pw_multi_aff_copy(kernel->contraction); in gpu_group_references()
1661 data.host_sched = expand(data.host_sched, contraction); in gpu_group_references()
1662 data.shared_sched = expand(data.shared_sched, contraction); in gpu_group_references()
1667 data.copy_sched = expand(data.copy_sched, contraction); in gpu_group_references()
[all …]
H A Dgpu.h403 isl_union_pw_multi_aff *contraction; member
/llvm-project-15.0.7/polly/lib/External/isl/
H A Disl_schedule_node.c2152 contraction, expansion); in isl_schedule_node_expansion_set_contraction_and_expansion()
2977 data->contraction = in group_context()
2979 data->contraction = isl_union_pw_multi_aff_drop_dims(data->contraction, in group_context()
3086 contraction = isl_union_pw_multi_aff_intersect_domain(contraction, in group_expansion()
3091 contraction = isl_union_pw_multi_aff_union_add(contraction, upma); in group_expansion()
3242 contraction = in isl_schedule_node_group()
3256 data.contraction = isl_union_pw_multi_aff_copy(contraction); in isl_schedule_node_group()
3339 contraction = isl_union_pw_multi_aff_gist(contraction, in gist_enter_expansion()
3348 contraction, expansion); in gist_enter_expansion()
3983 contraction = in subtree_contraction_enter()
[all …]
H A Disl_schedule_read.c171 isl_union_pw_multi_aff *contraction = NULL; in read_expansion() local
189 isl_union_pw_multi_aff_free(contraction); in read_expansion()
192 contraction = isl_union_pw_multi_aff_read_from_str(ctx, in read_expansion()
196 if (!contraction) in read_expansion()
224 if (!contraction) in read_expansion()
232 return isl_schedule_tree_from_expansion(contraction, expansion); in read_expansion()
233 return isl_schedule_tree_insert_expansion(tree, contraction, expansion); in read_expansion()
236 isl_union_pw_multi_aff_free(contraction); in read_expansion()
H A Disl_schedule_tree.c105 dup->contraction = in isl_schedule_tree_dup()
108 if (!dup->contraction || !dup->expansion) in isl_schedule_tree_dup()
317 if (!contraction || !expansion) in isl_schedule_tree_from_expansion()
325 tree->contraction = contraction; in isl_schedule_tree_from_expansion()
330 isl_union_pw_multi_aff_free(contraction); in isl_schedule_tree_from_expansion()
658 tree1->contraction, tree2->contraction); in isl_schedule_tree_plain_is_equal()
1414 if (!tree || !contraction || !expansion) in isl_schedule_tree_expansion_set_contraction_and_expansion()
1422 tree->contraction = contraction; in isl_schedule_tree_expansion_set_contraction_and_expansion()
2426 tree->contraction = in isl_schedule_tree_reset_user()
2493 tree->contraction = in isl_schedule_tree_align_params()
[all …]
H A Disl_schedule_node_private.h48 __isl_take isl_union_pw_multi_aff *contraction,
62 __isl_take isl_union_pw_multi_aff *contraction,
H A Disl_schedule_tree.h64 isl_union_pw_multi_aff *contraction; member
97 __isl_take isl_union_pw_multi_aff *contraction,
160 __isl_take isl_union_pw_multi_aff *contraction,
205 __isl_take isl_union_pw_multi_aff *contraction,
H A Disl_schedule.c368 __isl_take isl_union_pw_multi_aff *contraction, in isl_schedule_expand() argument
385 node = isl_schedule_node_expand(node, contraction, domain, tree); in isl_schedule_expand()
/llvm-project-15.0.7/mlir/unittests/Conversion/PDLToPDLInterp/
H A DRootOrderingTest.cpp103 TEST_F(RootOrderingTest, contraction) { in TEST_F() argument
/llvm-project-15.0.7/llvm/test/Transforms/ObjCARC/
H A Dcontract-replace-arg-use.ll6 ; Check that ARC contraction replaces the function return with the value
/llvm-project-15.0.7/clang/docs/
H A DMatrixTypes.rst177 With respect to floating-point contraction, rounding and environment rules,
183 context. For the purposes of floating-point contraction, all calculations done
187 on contraction, such as ``#pragma STDC FP_CONTRACT``.
290 contraction of those operations (e.g. *-ffp-contract=matrix*).
/llvm-project-15.0.7/mlir/test/Dialect/Vector/
H A Dinvalid.mlir655 func.func @contraction(%arg0: vector<7x8x16x15xf32>, %arg1: vector<8x16x7x5xf32>,
674 func.func @contraction(%arg0: vector<7x8x16x15xf32>, %arg1: vector<8x16x7x5xf32>,
693 func.func @contraction(%arg0: vector<7x8x16x15xf32>, %arg1: vector<8x16x7x5xf32>,
712 func.func @contraction(%arg0: vector<7x8x16x15xf32>, %arg1: vector<8x16x7x5xf32>,
731 func.func @contraction(%arg0: vector<7x8x16x15xf32>, %arg1: vector<8x16x7x5xf32>,
750 func.func @contraction(%arg0: vector<7x8x16x15xf32>, %arg1: vector<8x16x7x5xf32>,
769 func.func @contraction(%arg0: vector<7x8x16x15xf32>, %arg1: vector<8x16x7x5xf32>,
788 func.func @contraction(%arg0: vector<7x8x16x15xf32>, %arg1: vector<8x16x7x5xf32>,
807 func.func @contraction(%arg0: vector<7x8x16x15xf32>, %arg1: vector<8x16x7x5xf32>,
826 func.func @contraction(%arg0: vector<7x8x16x15xf32>, %arg1: vector<8x16x7x5xf32>,
[all …]
H A Dops.mlir335 // CHECK-LABEL: @contraction
336 func.func @contraction(%arg0 : vector<7x8x16x15xf32>, %arg1 : vector<8x16x7x5xf32>,
339 // Test contraction with batch and contracting dims.
343 // Test contraction with only contracting dims. In this case the lhs/rhs
349 // Test contraction with optional vector mask arguments.
356 // Test contraction with mixed type.
360 // Test contraction with "max" instead of "add".
H A Dvector-contract-transforms.mlir1 // RUN: mlir-opt %s -test-vector-contraction-lowering | FileCheck %s
2 // RUN: mlir-opt %s -test-vector-contraction-lowering=vector-lower-matrix-intrinsics=1 | FileCheck …
3 // RUN: mlir-opt %s -test-vector-contraction-lowering=vector-outerproduct=1 | FileCheck %s --check-…
4 // RUN: mlir-opt %s -test-vector-contraction-lowering=vector-filter-outerproduct=1 | FileCheck %s -…
5 // RUN: mlir-opt %s -test-vector-contraction-lowering=vector-parallel-arith=1 | FileCheck %s --chec…
H A Dvector-contract-matvec-transforms.mlir1 // RUN: mlir-opt %s -test-vector-contraction-lowering=vector-outerproduct=1 | FileCheck %s
/llvm-project-15.0.7/polly/lib/External/isl/include/isl/
H A Dschedule.h185 __isl_take isl_union_pw_multi_aff *contraction,
/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/
H A Dfmf-propagation.ll84 ; Reassociation does NOT imply that FMA contraction is allowed.
152 ; This implies that contraction is allowed - the intermediate fmul result is now also flagged.
/llvm-project-15.0.7/mlir/include/mlir/Dialect/Arithmetic/IR/
H A DArithmeticOps.td618 math, contraction, rounding mode, and other controls.
649 math, contraction, rounding mode, and other controls.
769 math, contraction, rounding mode, and other controls.
/llvm-project-15.0.7/mlir/include/mlir/Dialect/Vector/IR/
H A DVectorOps.td89 let summary = "vector contraction operation";
108 contraction op computes the sum of products, and
117 non-contraction, non-batch dimensions accessed by either the
147 // 2D vector contraction with one contracting dimension (matmul, K = 2).
161 // 4D to 3D vector contraction with two contracting dimensions and
177 // 4D vector contraction with two contracting dimensions and optional
185 // Vector contraction with mixed typed. lhs/rhs have different element
/llvm-project-15.0.7/mlir/include/mlir/Dialect/Affine/
H A DPasses.td58 the elimination or contraction of temporaries/intermediate memref's. These
/llvm-project-15.0.7/mlir/docs/Dialects/Linalg/
H A DOpDSL.md64 Here we have a simple type polymorphic contraction that takes arguments `A` and
/llvm-project-15.0.7/clang/include/clang/Basic/
H A DLangOptions.def313 BENIGN_ENUM_LANGOPT(DefaultFPContractMode, FPModeKind, 2, FPM_Off, "FP contraction type")
/llvm-project-15.0.7/mlir/include/mlir/Dialect/Linalg/IR/
H A DLinalgInterfaces.td22 A Linalg contraction is defined in general terms:

12