| /llvm-project-15.0.7/llvm/test/CodeGen/Thumb2/ |
| H A D | intrinsics-coprocessor.ll | 16 ; CHECK: cdp p7, #3, c1, c1, c1, #5 17 tail call void @llvm.arm.cdp(i32 7, i32 3, i32 1, i32 1, i32 1, i32 5) nounwind 52 tail call void @llvm.arm.cdp(i32 15, i32 0, i32 0, i32 0, i32 0, i32 0) 77 declare void @llvm.arm.cdp(i32, i32, i32, i32, i32, i32) nounwind
|
| /llvm-project-15.0.7/llvm/test/Verifier/ARM/ |
| H A D | intrinsic-immarg.ll | 3 declare void @llvm.arm.cdp(i32, i32, i32, i32, i32, i32) nounwind 5 define void @cdp(i32 %a) #0 { 8 ; CHECK-NEXT: call void @llvm.arm.cdp(i32 %load, i32 2, i32 3, i32 4, i32 5, i32 6) 12 call void @llvm.arm.cdp(i32 %load, i32 2, i32 3, i32 4, i32 5, i32 6)
|
| /llvm-project-15.0.7/llvm/test/CodeGen/ARM/ |
| H A D | intrinsics-coprocessor.ll | 17 ; CHECK: cdp p7, #3, c1, c1, c1, #5 18 tail call void @llvm.arm.cdp(i32 7, i32 3, i32 1, i32 1, i32 1, i32 5) nounwind 62 declare void @llvm.arm.cdp(i32, i32, i32, i32, i32, i32) nounwind
|
| /llvm-project-15.0.7/llvm/test/MC/Disassembler/ARM/ |
| H A D | invalid-thumbv8.txt | 9 # CHECK-V7: cdp 14 # CHECK-V7: cdp 19 # CHECK-V7: cdp
|
| H A D | invalid-armv8.txt | 9 # CHECK-V7: cdp 14 # CHECK-V7: cdp 19 # CHECK-V7: cdp
|
| H A D | armv8a-fpmul-a32.txt | 47 #CHECK-COPROC: cdp p9, #3, c0, c0, c0, #4
|
| H A D | basic-arm-instructions.txt | 395 # CHECK: cdp p7, #1, c1, c1, c1, #4
|
| H A D | thumb2.txt | 269 # CHECK: cdp p7, #1, c1, c1, c1, #4
|
| /llvm-project-15.0.7/llvm/test/MC/ARM/ |
| H A D | arm_instructions.s | 70 @ CHECK: cdp p7, #1, c1, c1, c1, #4 @ encoding: [0x81,0x17,0x11,0xee] 71 cdp p7, #1, c1, c1, c1, #4
|
| H A D | basic-arm-instructions.s | 659 cdp p7, #1, c1, c1, c1, #4 663 @ CHECK: cdp p7, #1, c1, c1, c1, #4 @ encoding: [0x81,0x17,0x11,0xee]
|
| H A D | basic-thumb2-instructions.s | 544 cdp p7, #1, c1, c1, c1, #4 547 @ CHECK: cdp p7, #1, c1, c1, c1, #4 @ encoding: [0x11,0xee,0x81,0x17]
|
| /llvm-project-15.0.7/clang/test/CodeGen/ |
| H A D | builtins-arm.c | 160 void cdp(void) { in cdp() function
|
| /llvm-project-15.0.7/llvm/utils/TableGen/ |
| H A D | CodeGenDAGPatterns.cpp | 2819 CodeGenDAGPatterns &cdp) : TheRecord(TheRec), CDP(cdp), in TreePattern() argument 2827 CodeGenDAGPatterns &cdp) : TheRecord(TheRec), CDP(cdp), in TreePattern() argument 2834 CodeGenDAGPatterns &cdp) in TreePattern() argument 2835 : TheRecord(TheRec), CDP(cdp), isInputPattern(isInput), HasError(false), in TreePattern() 3582 InstAnalyzer(const CodeGenDAGPatterns &cdp) in InstAnalyzer() argument 3583 : CDP(cdp), hasSideEffects(false), mayStore(false), mayLoad(false), in InstAnalyzer()
|
| /llvm-project-15.0.7/libc/AOR_v20.02/math/test/traces/ |
| H A D | sincosf.txt | 728 0x1.924cdp-8 12619 -0x1.608cdp+3 21679 -0x1.89cdp-4 27852 -0x1.471cdp-8
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMInstrThumb2.td | 4646 "cdp", "\t$cop, $opc1, $CRd, $CRn, $CRm, $opc2",
|
| H A D | ARMInstrInfo.td | 5358 NoItinerary, "cdp", "\t$cop, $opc1, $CRd, $CRn, $CRm, $opc2",
|