Home
last modified time | relevance | path

Searched refs:bb4 (Results 1 – 25 of 586) sorted by relevance

12345678910>>...24

/llvm-project-15.0.7/llvm/test/Transforms/IndVarSimplify/X86/
H A Dpr24356.ll12 br label %bb4.preheader
15 ; CHECK-LABEL: bb4.preheader:
21 …br i1 %tmp9, label %bb4.preheader.bb18.loopexit.split_crit_edge, label %bb4.preheader.bb4.preheade…
23 bb4.preheader.bb4.preheader.split_crit_edge: ; preds = %bb4.preheader
24 br label %bb4.preheader.split
26 bb4.preheader.bb18.loopexit.split_crit_edge: ; preds = %bb4.preheader
30 bb4.preheader.split: ; preds = %bb4.preheader.bb4.preheader.split_crit…
37 bb7: ; preds = %bb4.preheader.split, %bb4
38 %storemerge2 = phi i32 [ 0, %bb4.preheader.split ], [ %tmp14, %bb4 ]
40 br i1 false, label %bb18.loopexit, label %bb4
[all …]
/llvm-project-15.0.7/llvm/test/Analysis/ScalarEvolution/
H A Dpr25369.ll9 br i1 undef, label %bb4, label %bb2
12 br i1 false, label %bb4, label %bb2
18 bb4: ; preds = %bb4, %bb2, %bb
27 br i1 %tmp12, label %bb3, label %bb4
29 ; CHECK: Loop %bb4: backedge-taken count is 20
30 ; CHECK: Loop %bb4: max backedge-taken count is 20
46 br i1 undef, label %bb4, label %bb2
49 br i1 false, label %bb4, label %bb2
55 bb4: ; preds = %bb4, %bb2, %bb
64 br i1 %tmp12, label %bb3, label %bb4
[all …]
H A Dmax-expr-cache.ll12 br label %bb4
14 bb4:
58bb4>))<nsw> smin {%tmp3,+,-256}<%bb4>))<nsw> smin {%tmp3,+,-256}<%bb4>))<nsw> smin {%tmp3,+,-256}<…
68 %tmp54 = phi i64 [ undef, %bb4 ], [ %tmp59, %bb53 ]
80 br label %bb4
87 br label %bb4
89 bb4:
133bb4>))<nuw><nsw> umin {%tmp3,+,-256}<%bb4>))<nuw><nsw> umin {%tmp3,+,-256}<%bb4>))<nuw><nsw> umin …
143 %tmp54 = phi i64 [ undef, %bb4 ], [ %tmp59, %bb53 ]
155 br label %bb4
/llvm-project-15.0.7/llvm/test/CodeGen/X86/
H A D2009-01-18-ConstantExprCrash.ll16 br label %bb4.i.i
18 bb4.i.i: ; preds = %bb4.i.i, %bb5
19 br i1 false, label %bb.i51, label %bb4.i.i
21 bb.i51: ; preds = %bb.i51, %bb4.i.i
22 br i1 false, label %bb4.i.i70, label %bb.i51
24 bb4.i.i70: ; preds = %bb4.i.i70, %bb.i51
25 br i1 false, label %_ZN11xercesc_2_59XMLString9stringLenEPKt.exit.i73, label %bb4.i.i70
27 _ZN11xercesc_2_59XMLString9stringLenEPKt.exit.i73: ; preds = %bb4.i.i70
29 br label %bb4.i5.i141
31 bb4.i5.i141: ; preds = %bb4.i5.i141, %_ZN11xercesc_2_59XMLString9stringLenEPKt.exit.i73
[all …]
/llvm-project-15.0.7/polly/test/ScopInfo/
H A Dwraping_signed_expr_1.ll31 br i1 %tmp31, label %bb4.lr.ph, label %bb8
33 bb4.lr.ph: ; preds = %bb
34 br label %bb4
36 bb4: ; preds = %bb4.lr.ph, %bb7
43 bb7: ; preds = %bb4
46 br i1 %tmp3, label %bb4, label %bb2.bb8_crit_edge
58 br i1 %tmp31, label %bb4.lr.ph, label %bb8
60 bb4.lr.ph: ; preds = %bb
61 br label %bb4
63 bb4: ; preds = %bb4.lr.ph, %bb7
[all …]
H A Dbug_scev_not_fully_eval.ll8 br label %bb4
10 bb4: ; preds = %bb4, %bb.nph19
11 %e.118 = phi i32 [ 0, %bb.nph19 ], [ %tmp23, %bb4 ] ; <i32> [#uses=1]
12 %i.017 = phi i32 [ 0, %bb.nph19 ], [ %0, %bb4 ] ; <i32> [#uses=1]
16 br i1 %exitcond42, label %bb.nph, label %bb4
18 bb.nph: ; preds = %bb4
H A Dtruncate-3.ll16 br label %bb4
18 bb4: ; preds = %bb4, %bb
19 %indvar = phi i16* [ %A, %bb ], [ %indvar.next, %bb4 ]
22 br i1 false, label %bb4, label %bb9
24 bb9: ; preds = %bb4
/llvm-project-15.0.7/llvm/test/Transforms/GVN/PRE/
H A D2009-06-17-InvalidPRE.ll3 ; GVN load pre was hoisting the loads at %13 and %16 up to bb4.outer.
15 br i1 %or.cond, label %return, label %bb4.preheader
17 bb4.preheader: ; preds = %entry
18 br label %bb4.outer
26 br label %bb4.outer
28 bb4.outer: ; preds = %bb4.preheader, %bb2
36 br label %bb4
38 bb4: ; preds = %bb4.outer, %bb3
44 bb1: ; preds = %bb4
55 br label %bb4
[all …]
/llvm-project-15.0.7/llvm/test/Transforms/LoopStrengthReduce/
H A D2009-04-28-no-reduce-mul.ll15 bb4.thread:
18 bb2: ; preds = %bb4, %bb2, %bb4.thread
19 …%i.0.reg2mem.0.ph = phi i32 [ 0, %bb4.thread ], [ %i.0.reg2mem.0.ph, %bb2 ], [ %indvar.next9, %bb4
20 %j.0.reg2mem.0 = phi i32 [ 0, %bb4.thread ], [ %indvar.next, %bb2 ], [ 0, %bb4 ] ; <i32> [#uses=3]
28 br i1 %exitcond, label %bb4, label %bb2
30 bb4: ; preds = %bb2
35 bb5: ; preds = %bb4
H A Daddrec-gep.ll51 br label %bb4
53 bb4: ; preds = %bb3
55 br i1 %tmp12, label %bb2.preheader, label %bb4.return_crit_edge
57 bb4.return_crit_edge: ; preds = %bb4
58 br label %bb4.return_crit_edge.split
60 bb4.return_crit_edge.split: ; preds = %bb.nph3, %bb4.return_crit_edge
71 br i1 %tmp13, label %bb.nph3.split, label %bb4.return_crit_edge.split
76 bb2.preheader: ; preds = %bb.nph3.split, %bb4
77 %i.02 = phi i64 [ %tmp11, %bb4 ], [ 0, %bb.nph3.split ] ; <i64> [#uses=3]
80 return: ; preds = %bb4.return_crit_edge.split, %entry
H A Daddrec-gep-address-space.ll57 br label %bb4
59 bb4: ; preds = %bb3
61 br i1 %tmp12, label %bb2.preheader, label %bb4.return_crit_edge
63 bb4.return_crit_edge: ; preds = %bb4
64 br label %bb4.return_crit_edge.split
66 bb4.return_crit_edge.split: ; preds = %bb.nph3, %bb4.return_crit_edge
77 br i1 %tmp13, label %bb.nph3.split, label %bb4.return_crit_edge.split
82 bb2.preheader: ; preds = %bb.nph3.split, %bb4
83 %i.02 = phi i64 [ %tmp11, %bb4 ], [ 0, %bb.nph3.split ] ; <i64> [#uses=3]
86 return: ; preds = %bb4.return_crit_edge.split, %entry
/llvm-project-15.0.7/llvm/test/Analysis/DivergenceAnalysis/AMDGPU/
H A Djoin-at-loop-exit.ll4 ; CHECK: DIVERGENT: %Guard.bb4 = phi i1 [ true, %bb1 ], [ false, %bb2 ]
5 ; CHECK: DIVERGENT: br i1 %Guard.bb4, label %bb4, label %bb5
26 %Guard.bb4 = phi i1 [ true, %bb1 ], [ false, %bb2 ]
27 br i1 %Guard.bb4, label %bb4, label %bb5
29 bb4: ; preds = %bb3
32 bb5: ; preds = %bb3, %bb4
/llvm-project-15.0.7/llvm/test/Transforms/CodeGenPrepare/X86/
H A D2008-11-24-RAUW-Self.ll13 bb4.i: ; preds = %bb2.i
16 bb4.i.bb2.i_crit_edge: ; preds = %bb4.i
86 bb4.i166.bb2.i164_crit_edge: ; preds = %bb4.i166
89 bb4.i166.bb11.i172_crit_edge: ; preds = %bb4.i166
122 bb4: ; preds = %bb7
179 bb4.i123.bb2.i121_crit_edge: ; preds = %bb4.i123
182 bb4.i123.bb11.i129_crit_edge: ; preds = %bb4.i123
272 bb4.i81.bb2.i79_crit_edge: ; preds = %bb4.i81
275 bb4.i81.bb11.i87_crit_edge: ; preds = %bb4.i81
425 bb4.i22.bb2.i20_crit_edge: ; preds = %bb4.i22
[all …]
/llvm-project-15.0.7/llvm/test/Transforms/GVNSink/
H A Dstruct.ll18 br label %bb4
22 br label %bb4
24 bb4: ; preds = %bb2, %bb1
40 br label %bb4
44 br label %bb4
46 bb4: ; preds = %bb2, %bb1
63 br label %bb4
67 br label %bb4
69 bb4: ; preds = %bb2, %bb1
/llvm-project-15.0.7/llvm/test/Analysis/MemorySSA/
H A Dpr45976.ll36 br i1 undef, label %bb4.i.us.preheader, label %bb4.i
38 bb4.i.us.preheader: ; preds = %.exit
39 br label %bb4.i.us
41 bb4.i.us: ; preds = %bb4.i.us, %bb4.i.us.preheader
44 br label %bb4.i.us
46 bb4.i: ; preds = %.exit
H A Dnondeterminism.ll23 bb1.i.us14: ; preds = %bb4.us4
36 br label %bb4.us4
42 bb1.i.us.us: ; preds = %bb4.us.us
55 br label %bb4.us.us
69 br label %bb4.us
75 g.exit4.critedge.us: ; preds = %bb4.us
78 bb1.i.us: ; preds = %bb4.us
89 br label %bb4
91 bb4: ; preds = %bb2.split, %bb6
97 bb1.i: ; preds = %bb4
[all …]
/llvm-project-15.0.7/llvm/test/Transforms/TypePromotion/AArch64/
H A Dloops.ll119 ; CHECK: bb4:
141 br i1 %i3, label %bb4, label %bb16
143 bb4: ; preds = %bb4, %bb
171 ; CHECK: bb4:
195 bb4: ; preds = %bb4, %bb
222 ; CHECK: bb4:
246 bb4: ; preds = %bb4, %bb
273 ; CHECK: bb4:
297 bb4: ; preds = %bb4, %bb
325 ; CHECK: bb4:
[all …]
/llvm-project-15.0.7/llvm/test/CodeGen/NVPTX/
H A Dbranch-fold.mir12 br i1 undef, label %bb1.preheader, label %bb4.preheader
21 br i1 %tmp3, label %bb1, label %bb4.preheader
23 bb4.preheader: ; preds = %bb1, %bb
24 br label %bb4
26 bb4: ; preds = %bb4.preheader, %bb4
27 br label %bb4
64 ; CHECK-NEXT: bb.3.bb4:
83 bb.3.bb4:
/llvm-project-15.0.7/llvm/test/Transforms/LICM/
H A DAliasSetMemSet.ll9 bb4: ; preds = %bb4.lr.ph, %bb7
10 %j.3.06 = phi i8 [ %j.3.17, %bb4.lr.ph ], [ %_tmp13, %bb7 ]
13 bb6: ; preds = %bb4, %bb6
14 %k.4.04 = phi i8 [ 0, %bb4 ], [ %_tmp9, %bb6 ]
27 br i1 %_tmp15, label %bb4, label %bb3.bb1.loopexit_crit_edge
40 br i1 %_tmp155, label %bb4.lr.ph, label %bb1.loopexit
42 bb4.lr.ph: ; preds = %bb3.preheader
43 br label %bb4
/llvm-project-15.0.7/llvm/test/Transforms/JumpThreading/
H A Dremoved-use.ll15 br i1 %p, label %bb4, label %bb5
17 bb4:
21 %x1 = phi i32 [ %x0, %bb3 ], [ %x0, %bb4 ]
22 %z = phi i32 [ 0, %bb3 ], [ 1, %bb4 ]
38 br i1 %p, label %bb3, label %bb4
43 bb4:
47 %x1 = phi i32 [ %x0, %bb3 ], [ 0, %bb4 ]
/llvm-project-15.0.7/llvm/test/CodeGen/SystemZ/
H A Dint-cmp-56.ll20 br i1 %tmp5, label %bb4, label %bb2
28 bb4:
47 br i1 %tmp5, label %bb4, label %bb2
55 bb4:
74 br i1 %tmp5, label %bb4, label %bb2
82 bb4:
101 br i1 %tmp5, label %bb4, label %bb2
109 bb4:
127 br i1 %tmp5, label %bb4, label %bb2
135 bb4:
[all …]
/llvm-project-15.0.7/llvm/test/CodeGen/AArch64/
H A Dfast-isel-branch-cond-split.ll15 ; CHECK-NEXT: ; %bb.3: ; %bb4
32 bb4:
48 ; CHECK-NEXT: ; %bb.3: ; %bb4
65 bb4:
81 ; CHECK-NEXT: ; %bb.3: ; %bb4
98 bb4:
114 ; CHECK-NEXT: ; %bb.3: ; %bb4
131 bb4:
148 ; CHECK-NEXT: ; %bb.1: ; %bb4
169 bb4:
[all …]
/llvm-project-15.0.7/llvm/test/Transforms/CodeExtractor/
H A DPartialInlineOr.ll10 br i1 %tmp, label %bb4, label %bb1
15 br i1 %tmp3, label %bb4, label %bb5
17 bb4: ; preds = %bb1, %bb
29 bb5: ; preds = %bb4, %bb1
30 %.0 = phi i32 [ 0, %bb4 ], [ 1, %bb1 ]
55 br i1 %tmp, label %bb4, label %bb1
60 br i1 %tmp3, label %bb4, label %bb5
62 bb4: ; preds = %bb1, %bb
79 bb5: ; preds = %bb4, %bb1
80 %.0 = phi i32 [ 0, %bb4 ], [ 1, %bb1 ], [0, %bb6]
/llvm-project-15.0.7/llvm/test/CodeGen/ARM/
H A D2009-06-02-ISelCrash.ll24 br label %bb4.i.i
26 bb4.i.i: ; preds = %bb4.i.i, %bb3.i.i
27 br i1 undef, label %bb5.i.i, label %bb4.i.i
29 bb5.i.i: ; preds = %bb4.i.i
45 br i1 undef, label %bb4.i11.i, label %bb1.outer2.i.i
47 bb4.i11.i: ; preds = %bb4.i11.i, %bb2.i9.i
48 br i1 undef, label %bb5.i12.i, label %bb4.i11.i
50 bb5.i12.i: ; preds = %bb4.i11.i
/llvm-project-15.0.7/llvm/test/Transforms/ADCE/
H A Dbroken-loop-info.ll18 ; CHECK: bb4:
25 bb1: ; preds = %bb4
28 bb2: ; preds = %bb4, %bb
29 br i1 undef, label %bb4, label %bb3
32 br label %bb4
34 bb4: ; preds = %bb3, %bb2

12345678910>>...24