| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64SystemOperands.td | 627 def : ROSysReg<"MDCCSR_EL0", 0b10, 0b011, 0b0000, 0b0001, 0b000>; 628 def : ROSysReg<"DBGDTRRX_EL0", 0b10, 0b011, 0b0000, 0b0101, 0b000>; 629 def : ROSysReg<"MDRAR_EL1", 0b10, 0b000, 0b0001, 0b0000, 0b000>; 630 def : ROSysReg<"OSLSR_EL1", 0b10, 0b000, 0b0001, 0b0001, 0b100>; 631 def : ROSysReg<"DBGAUTHSTATUS_EL1", 0b10, 0b000, 0b0111, 0b1110, 0b110>; 1614 def : RWSysReg<"TRCRSR", 0b10, 0b001, 0b0000, 0b1010, 0b000>; 1616 def : RWSysReg<"TRCEXTINSELR0", 0b10, 0b001, 0b0000, 0b1000, 0b100>; 1617 def : RWSysReg<"TRCEXTINSELR1", 0b10, 0b001, 0b0000, 0b1001, 0b100>; 1618 def : RWSysReg<"TRCEXTINSELR2", 0b10, 0b001, 0b0000, 0b1010, 0b100>; 1619 def : RWSysReg<"TRCEXTINSELR3", 0b10, 0b001, 0b0000, 0b1011, 0b100>; [all …]
|
| /llvm-project-15.0.7/llvm/test/CodeGen/Hexagon/ |
| H A D | fpelim-basic.ll | 23 br i1 %v9, label %b10, label %b5 25 b10: ; preds = %b5 30 b12: ; preds = %b12, %b10 31 %v13 = phi i32 [ 0, %b10 ], [ %v18, %b12 ] 32 %v14 = phi i32 [ 0, %b10 ], [ %v17, %b12 ] 63 br i1 %v9, label %b10, label %b5 65 b10: ; preds = %b5 70 b12: ; preds = %b12, %b10 71 %v13 = phi i32 [ 0, %b10 ], [ %v18, %b12 ] 72 %v14 = phi i32 [ 0, %b10 ], [ %v17, %b12 ]
|
| H A D | swp-exit-fixup.ll | 38 br i1 %v0, label %b10, label %b11 40 b10: ; preds = %b10, %b9 41 %v1 = phi i32 [ %v8, %b10 ], [ 1, %b9 ] 51 br i1 %v9, label %b11, label %b10 53 b11: ; preds = %b10, %b9, %b5 54 %v10 = phi i1 [ false, %b9 ], [ false, %b5 ], [ %v0, %b10 ]
|
| H A D | swp-more-phi.ll | 23 br i1 undef, label %b5, label %b10 35 br i1 undef, label %b10, label %b9 45 br i1 %v9, label %b10, label %b9 47 b10: ; preds = %b9, %b8, %b4 51 b11: ; preds = %b10 54 b12: ; preds = %b10
|
| H A D | builtin-expect.ll | 3 ; Check that the branch to the block b10 is marked as taken (i.e. ":t"). 14 br i1 %v2, label %b3, label %b10, !prof !0 27 b10: ; preds = %b1 35 b14: ; preds = %b13, %b10 36 %v15 = phi i32 [ %v12, %b10 ], [ 0, %b13 ]
|
| H A D | expand-condsets-undefvni.ll | 22 br i1 undef, label %b8, label %b10 28 b10: ; preds = %b6 31 b11: ; preds = %b10 44 b16: ; preds = %b15, %b14, %b13, %b11, %b10, %b8 45 …ndef, %b13 ], [ -2251799813685248, %b14 ], [ 0, %b15 ], [ %v12, %b11 ], [ %v9, %b8 ], [ %v7, %b10 ]
|
| H A D | swp-phi-dep.ll | 40 br i1 undef, label %b9, label %b10 42 b10: ; preds = %b9 45 b11: ; preds = %b11, %b10, %b8 46 %v0 = phi i32 [ %v6, %b11 ], [ undef, %b8 ], [ undef, %b10 ] 47 %v1 = phi i32 [ %v0, %b11 ], [ %a0, %b8 ], [ undef, %b10 ] 57 b12: ; preds = %b11, %b10, %b7
|
| H A D | postinc-order.ll | 12 b1: ; preds = %b10 44 br label %b10 57 b10: ; preds = %b10, %b8 58 %v18 = phi i32 [ %v19, %b10 ], [ %v9, %b8 ] 65 br i1 %v23, label %b1, label %b10
|
| H A D | swp-change-dep.ll | 34 br label %b10 36 b10: ; preds = %b10, %b9 37 br i1 undef, label %b11, label %b10 39 b11: ; preds = %b10
|
| H A D | swp-chain-refs.ll | 46 br i1 undef, label %b9, label %b10 49 br label %b10 51 b10: ; preds = %b9, %b8 54 b11: ; preds = %b10 57 b12: ; preds = %b10
|
| H A D | swp-phi-def-use.ll | 87 br label %b10 89 b10: ; preds = %b10, %b9 90 %v32 = phi i32 [ %v22, %b9 ], [ %v39, %b10 ] 91 %v33 = phi i32 [ %v29, %b9 ], [ %v38, %b10 ] 100 br i1 %v40, label %b10, label %b11 102 b11: ; preds = %b10, %b8, %b7 103 %v41 = phi i32 [ %v29, %b8 ], [ %v29, %b7 ], [ %v38, %b10 ]
|
| H A D | find-loop-instr.ll | 29 br label %b10 40 b10: ; preds = %b21, %b6 44 b12: ; preds = %b10 73 b21: ; preds = %b20, %b19, %b16, %b10 76 br i1 %v23, label %b13, label %b10
|
| H A D | vect-downscale.ll | 54 b2: ; preds = %b10, %b1 55 %v26 = phi i8* [ %v25, %b1 ], [ %v90, %b10 ] 56 %v27 = phi i8* [ %v24, %b1 ], [ %v89, %b10 ] 57 %v28 = phi i8* [ %v21, %b1 ], [ %v88, %b10 ] 58 %v29 = phi <16 x i32> [ undef, %b1 ], [ %v85, %b10 ] 59 %v30 = phi <16 x i32> [ undef, %b1 ], [ %v84, %b10 ] 60 %v31 = phi i8* [ %a0, %b1 ], [ %v86, %b10 ] 61 %v32 = phi i8* [ %a4, %b1 ], [ %v87, %b10 ] 62 %v33 = phi i32 [ 0, %b1 ], [ %v37, %b10 ] 112 br i1 %v18, label %b10, label %b7 [all …]
|
| H A D | bug6757-endloop.ll | 63 b6: ; preds = %b10, %b9, %b8, %b5 73 br i1 %v31, label %b10, label %b6 80 b10: ; preds = %b10, %b8 81 %v33 = phi i32 [ %v37, %b10 ], [ %v27, %b8 ] 82 %v34 = phi i32* [ %v35, %b10 ], [ %v24, %b8 ] 87 br i1 %v38, label %b10, label %b6
|
| H A D | bug17386.ll | 35 br i1 undef, label %b9, label %b10 38 br label %b10 40 b10: ; preds = %b9, %b8 47 b11: ; preds = %b10 50 b12: ; preds = %b10
|
| H A D | align_test.ll | 14 br i1 %v0, label %b1, label %b10 20 br i1 %v0, label %b3, label %b10 36 br i1 %v0, label %b6, label %b10 60 br label %b10 62 b10: ; preds = %b9, %b5, %b2, %b0
|
| H A D | swp-cse-phi.ll | 9 br i1 undef, label %b10, label %b1 29 br i1 undef, label %b10, label %b9 48 br label %b10 50 b10: ; preds = %b9, %b6, %b0
|
| H A D | brcond-setne.ll | 61 br i1 %v23, label %b2, label %b10 63 b10: ; preds = %b9 68 b11: ; preds = %b10, %b3, %b0 69 %v26 = phi i8 [ %v8, %b3 ], [ 0, %b0 ], [ %v25, %b10 ] 70 %v27 = phi i8* [ %v9, %b3 ], [ %v0, %b0 ], [ %v24, %b10 ]
|
| H A D | loop-rotate-liveins.ll | 53 br label %b10 55 b10: ; preds = %b9 61 b11: ; preds = %b10, %b10 64 b12: ; preds = %b10
|
| H A D | machine-sink.ll | 48 br i1 undef, label %b10, label %b14 50 b10: ; preds = %b9 53 b11: ; preds = %b10 59 b13: ; preds = %b11, %b10
|
| H A D | swp-rename-dead-phi.ll | 51 br i1 %v13, label %b10, label %b11 53 b10: ; preds = %b9 56 b11: ; preds = %b10, %b9 57 %v14 = phi float [ undef, %b10 ], [ %v0, %b9 ]
|
| H A D | wcsrtomb.ll | 47 b7: ; preds = %b10, %b6 48 %v16 = phi i32 [ %v29, %b10 ], [ %v14, %b6 ] 49 %v17 = phi i32 [ %v26, %b10 ], [ 0, %b6 ] 50 %v18 = phi i32* [ %v27, %b10 ], [ %v1, %b6 ] 52 br i1 %v19, label %b8, label %b10 59 br i1 %v23, label %b9, label %b10 66 b10: ; preds = %b8, %b7 158 b24: ; preds = %b10
|
| /llvm-project-15.0.7/llvm/lib/Target/Sparc/ |
| H A D | SparcInstrVIS.td | 185 def FHADDS : F3_3<0b10, 0b110100, 0b001100001, 188 def FHADDD : F3_3<0b10, 0b110100, 0b001100010, 191 def FHSUBS : F3_3<0b10, 0b110100, 0b001100101, 194 def FHSUBD : F3_3<0b10, 0b110100, 0b001100110, 206 def FNADDS : F3_3<0b10, 0b110100, 0b001010001, 209 def FNADDD : F3_3<0b10, 0b110100, 0b001010010, 212 def FNHADDS : F3_3<0b10, 0b110100, 0b001110001, 215 def FNHADDD : F3_3<0b10, 0b110100, 0b001110010, 219 def FNMULS : F3_3<0b10, 0b110100, 0b001011001, 222 def FNMULD : F3_3<0b10, 0b110100, 0b001011010, [all …]
|
| /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/ |
| H A D | save-crbp-ppc32svr4.ll | 39 br i1 %v9, label %b10, label %b12 41 b10: ; preds = %b8 50 b15: ; preds = %b12, %b10, %b4 51 %v16 = phi i64 [ %v7, %b4 ], [ %v11, %b10 ], [ %v14, %b12 ]
|
| /llvm-project-15.0.7/llvm/test/MC/AArch64/ |
| H A D | neon-scalar-shift-imm.s | 124 sqshrn b10, h15, #5 146 sqrshrn b10, h13, #2 157 uqrshrn b10, h12, #5
|