| /llvm-project-15.0.7/lldb/source/Expression/ |
| H A D | IRMemoryMap.cpp | 441 Allocation &allocation = iter->second; in Leak() local 443 allocation.m_leak = true; in Leak() 457 Allocation &allocation = iter->second; in Free() local 459 switch (allocation.m_policy) { in Free() 533 Allocation &allocation = iter->second; in WriteMemory() local 539 switch (allocation.m_policy) { in WriteMemory() 649 Allocation &allocation = iter->second; in ReadMemory() local 653 if (offset > allocation.m_size) { in ReadMemory() 661 switch (allocation.m_policy) { in ReadMemory() 790 Allocation &allocation = iter->second; in GetMemoryData() local [all …]
|
| /llvm-project-15.0.7/mlir/include/mlir/Dialect/Bufferization/IR/ |
| H A D | AllocationOpInterface.td | 9 // Defines the interface with allocation-related methods. It is used by the 25 This interface provides general allocation-related methods that are 26 designed for allocation operations. For example, it offers the ability to 28 with the current allocation operation. 35 current allocation value (which refers to the current Op implementing 36 this interface). The allocation value is a result of the current 46 allocation value (which refers to the current Op implementing this 47 interface). The allocation value is a result of the current operation
|
| /llvm-project-15.0.7/compiler-rt/test/asan/TestCases/Windows/ |
| H A D | heapalloc_doublefree.cpp | 8 void *allocation = HeapAlloc(GetProcessHeap(), 0, 10); in main() local 9 assert(allocation != 0); in main() 10 assert(HeapFree(GetProcessHeap(), 0, allocation)); in main() 11 HeapFree(GetProcessHeap(), 0, allocation); //will dump in main()
|
| /llvm-project-15.0.7/llvm/test/CodeGen/ARM/ |
| H A D | hfa-in-contiguous-registers.ll | 12 ; Argument allocation: 31 ; Argument allocation: 48 ; Argument allocation: 66 ; Argument allocation: 82 ; Argument allocation:
|
| /llvm-project-15.0.7/compiler-rt/lib/scudo/standalone/ |
| H A D | flags.inc | 28 "Terminate on a type mismatch in allocation-deallocation functions, " 35 SCUDO_FLAG(bool, zero_contents, false, "Zero chunk contents on allocation.") 38 "Pattern fill chunk contents on allocation.") 43 "invalid allocation alignments, etc.")
|
| /llvm-project-15.0.7/llvm/test/CodeGen/X86/ |
| H A D | win_coreclr_chkstk.ll | 8 ; Prolog stack allocation >= 4096 bytes will require the probe sequence 40 ; Prolog stack allocation >= 4096 bytes will require the probe sequence 53 ; Prolog stack allocation >= 4096 bytes will require the probe sequence 65 ; Prolog stack allocation >= 4096 bytes will require the probe sequence 76 ; Prolog stack allocation >= 4096 bytes will require the probe sequence 87 ; Make sure we don't emit the probe for a smaller prolog stack allocation.
|
| /llvm-project-15.0.7/polly/test/CodeGen/MemAccess/ |
| H A D | create_arrays_heap___%for.cond1.preheader---%for.end18.jscop.transformed | 17 "allocation" : "heap" 23 "allocation" : "heap" 29 "allocation" : "heap"
|
| /llvm-project-15.0.7/llvm/docs/HistoricalNotes/ |
| H A D | 2003-06-26-Reoptimizer2.txt | 7 allocation. It allows you to add, modify, or delete some instructions, 20 register allocation on just the trace, and stitch the trace back into 22 it does its register allocation. (On exits from the trace we have 35 does not handle floating-point register allocation. 96 allocation. 110 5. After the last section is the register allocation output.
|
| /llvm-project-15.0.7/clang-tools-extra/docs/clang-tidy/checks/cppcoreguidelines/ |
| H A D | no-malloc.rst | 34 Semicolon-separated list of fully qualified names of memory allocation functions. 39 Semicolon-separated list of fully qualified names of memory allocation functions. 44 Semicolon-separated list of fully qualified names of memory allocation functions.
|
| /llvm-project-15.0.7/llvm/docs/ |
| H A D | GwpAsan.rst | 86 The core of GWP-ASan is the guarded allocation pool. Each sampled allocation is 90 allocation pool*. 98 handled by the internal crash handler. Because each allocation is recorded with 108 The guarded allocation pool also provides use-after-free detection. Whenever a 109 sampled allocation is deallocated, we map its guarded slot as inaccessible. Any 113 Please note that the use-after-free detection for a sampled allocation is 175 | | | page boundary? By default (false), we round up allocation … 187 … | | allows better error reports by providing stack traces for allocation and | 225 …| Use after free at 0x7feccab26000 (0 bytes into a 41-byte allocation at 0x7feccab26000) by thread… 262 …| Use after free at 0x7feccab26000 (0 bytes into a 41-byte allocation at 0x7feccab26000) by thread…
|
| H A D | ScudoHardenedAllocator.rst | 37 - the Primary allocator: fast and efficient, it services smaller allocation 42 - the Secondary allocator: slower, it services larger allocation sizes via the 79 - the allocation type (malloc, new, new[] or memalign), to detect potential 80 mismatches in the allocation APIs used; 86 the returned chunk to the beginning of the backend allocation (the "block"); 91 small overhead for each allocation. 143 Your linked binary should now make use of the Scudo allocation and deallocation 241 | | | | allocation. … 244 | | | | byte pattern on allocation. … 321 - ``"allocation type mismatch"``: when the optional deallocation type mismatch [all …]
|
| /llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/ |
| H A D | alloc-all-regs-reserved-in-class.mir | 7 # CHECK-NOT: ran out of registers during register allocation 9 # CHECK-NOT: ran out of registers during register allocation
|
| H A D | remaining-virtual-register-operands.ll | 3 ; This testcase fails register allocation at the same time it performs 13 ; CHECK: error: ran out of registers during register allocation
|
| /llvm-project-15.0.7/mlir/test/Dialect/Bufferization/ |
| H A D | invalid.mlir | 46 // expected-error @+1{{'bufferization.escape' only valid for allocation results}} 64 // expected-error @+1{{sparse tensor allocation should not escape function}} 76 // expected-error @+1{{sparse tensor allocation should not escape function}}
|
| /llvm-project-15.0.7/mlir/test/mlir-cpu-runner/ |
| H A D | simple.mlir | 30 llvm.func @allocation() -> !llvm.ptr<f32> { 42 // Check that allocation and deallocation works, and that a custom entry point 45 %0 = llvm.call @allocation() : () -> !llvm.ptr<f32>
|
| /llvm-project-15.0.7/mlir/include/mlir/Interfaces/ |
| H A D | SideEffectInterfaces.td | 49 // resource. An 'allocate' effect implies only allocation of the resource, and 56 // has been allocated. A 'free' effect implies only de-allocation of the 57 // resource, and not any visible allocation, mutation or dereference.
|
| /llvm-project-15.0.7/clang-tools-extra/docs/clang-tidy/checks/misc/ |
| H A D | new-delete-overloads.rst | 18 This check corresponds to CERT C++ Coding Standard rule `DCL54-CPP. Overload allocation and dealloc… 19 <https://www.securecoding.cert.org/confluence/display/cplusplus/DCL54-CPP.+Overload+allocation+and+…
|
| /llvm-project-15.0.7/polly/test/ScopInfo/ |
| H A D | multiple-types-non-power-of-two.ll | 20 ; we want to verify that type i1 is modeled with allocation size i8, 21 ; type i24 is modeled with allocation size i32 and that i40, i48 and i56 are 22 ; modeled with allocation size i64. Larger types, e.g., i120, i192 and i248 are 23 ; not rounded up to the next power-of-two allocation size, but rather to the 26 ; The allocation size discussed above defines the number of canonical array 28 ; its allocation size is 4 bytes. Consequently, we model the access to an
|
| /llvm-project-15.0.7/flang/lib/Semantics/ |
| H A D | check-allocate.cpp | 57 static int ShapeSpecRank(const parser::Allocation &allocation) { in ShapeSpecRank() argument 59 std::get<std::list<parser::AllocateShapeSpec>>(allocation.t).size()); in ShapeSpecRank() 62 static int CoarraySpecRank(const parser::Allocation &allocation) { in CoarraySpecRank() argument 65 allocation.t)}) { in CoarraySpecRank() 619 for (const parser::Allocation &allocation : in Leave() local 621 AllocationCheckerHelper{allocation, *info}.RunChecks(context_); in Leave()
|
| /llvm-project-15.0.7/llvm/docs/AMDGPU/ |
| H A D | gfx8_hwreg.rst | 51 HW_REG_GPR_ALLOC Per-wave SGPR and VGPR allocation. 52 HW_REG_LDS_ALLOC Per-wave LDS allocation.
|
| H A D | gfx7_hwreg.rst | 51 HW_REG_GPR_ALLOC Per-wave SGPR and VGPR allocation. 52 HW_REG_LDS_ALLOC Per-wave LDS allocation.
|
| H A D | gfx90a_hwreg.rst | 51 HW_REG_GPR_ALLOC Per-wave SGPR and VGPR allocation. 52 HW_REG_LDS_ALLOC Per-wave LDS allocation.
|
| H A D | gfx9_hwreg.rst | 51 HW_REG_GPR_ALLOC Per-wave SGPR and VGPR allocation. 52 HW_REG_LDS_ALLOC Per-wave LDS allocation.
|
| /llvm-project-15.0.7/llvm/test/CodeGen/Thumb2/ |
| H A D | 2013-02-19-tail-call-register-hint.ll | 5 ; wrong. The intervening call will force allocation to try a high register 7 ; not being in the allocation order for the tcGPR register class.
|
| /llvm-project-15.0.7/mlir/docs/ |
| H A D | BufferDeallocationInternals.md | 32 in the following consecutive order: allocation, write-buffer, read- buffer. In 63 manageable allocation operations that implement the `SideEffects` interface. 90 can detect and handle the different allocation types that might be intermixed. 92 Note: the current version does not support allocation operations returning 169 Due to the data dependency of the allocation to %0, we cannot move the 170 allocation out of bb2 in this case: 255 properly. Note further that the unnecessary allocation of %3 can be easily 263 encounter an alias that is not properly dominated by our allocation, we mark 448 above that uses a nested allocation: 468 Since the allocation %2 happens in a divergent branch and cannot be safely [all …]
|