Home
last modified time | relevance | path

Searched refs:a26 (Results 1 – 25 of 42) sorted by relevance

12

/llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/
H A Dcall-alias-register-usage-agpr.ll25 call void asm sideeffect "; clobber a26 ", "~{a26}"()
H A Dagpr-copy-no-free-registers.ll33 ; GFX908-NEXT: v_accvgpr_write_b32 a26, v34
172 ; GFX90A-NEXT: v_accvgpr_mov_b32 a26, a10
409 ; GFX908-NEXT: v_accvgpr_write_b32 a26, v35
475 ; GFX90A-NEXT: v_accvgpr_mov_b32 a26, a10
893 ; GFX908-NEXT: v_accvgpr_write_b32 a26, v34
1032 ; GFX90A-NEXT: v_accvgpr_write_b32 a26, s10
/llvm-project-15.0.7/clang/test/CodeGenOpenCL/
H A Dinline-asm-amdgcn.cl17 …5},~{a16},~{a17},~{a18},~{a19},~{a20},~{a21},~{a22},~{a23},~{a24},~{a25},~{a26},~{a27},~{a28},~{a2…
24 "a24", "a25", "a26", "a27", "a28", "a29", "a30", "a31");
/llvm-project-15.0.7/clang/test/Analysis/
H A Dpr22954.c508 struct aa a26 = {{1, 2, 3, 4}, 0}; in f26() local
509 a26.s2 = strdup("hello"); in f26()
511 memcpy(a26.s1, input, i); // i assumed in bound in f26()
512 clang_analyzer_eval(a26.s1[0] == 1); // expected-warning{{UNKNOWN}} in f26()
513 clang_analyzer_eval(a26.s1[1] == 1); // expected-warning{{UNKNOWN}} in f26()
514 clang_analyzer_eval(a26.s1[2] == 1); // expected-warning{{UNKNOWN}} in f26()
515 clang_analyzer_eval(a26.s1[3] == 1); // expected-warning{{UNKNOWN}}\ in f26()
/llvm-project-15.0.7/llvm/test/Transforms/LoopStrengthReduce/
H A Dgnarly-setupcost.ll65 %a26 = add i32 %m25, 1
66 %m26 = mul i32 %a26, %m25
/llvm-project-15.0.7/llvm/test/Transforms/CorrelatedValuePropagation/
H A Dcrash.ll91 %a26 = and i1 %a25, %a25
92 %a27 = and i1 %a26, %a26
/llvm-project-15.0.7/llvm/test/CodeGen/SystemZ/
H A Danyregcc-vec.ll87 %a26 = call <2 x i64> asm sideeffect "", "={v26}"() nounwind
94 …<2 x i64> %a22, <2 x i64> %a23, <2 x i64> %a24, <2 x i64> %a25, <2 x i64> %a26, <2 x i64> %a27, <2…
/llvm-project-15.0.7/llvm/test/CodeGen/Mips/
H A Dra-allocatable.ll55 @a26 = external global i32
179 %52 = load i32, i32* @a26, align 4
269 %112 = load i32, i32* @a26, align 4
H A Ddagcombine-store-gep-chain-slow.ll319 %a26 = load i8, i8* %simd, align 1
320 store i8 %a26, i8* %arrayinit.element136, align 1
/llvm-project-15.0.7/llvm/test/Transforms/AggressiveInstCombine/
H A Dmasked-cmp.ll260 %a26 = and i64 %t26, %a25
261 %a27 = and i64 %t27, %a26
/llvm-project-15.0.7/llvm/test/CodeGen/X86/
H A Dbuild-vector-512.ll158 …i16 %a19, i16 %a20, i16 %a21, i16 %a22, i16 %a23, i16 %a24, i16 %a25, i16 %a26, i16 %a27, i16 %a28…
262 %ins26 = insertelement <32 x i16> %ins25, i16 %a26, i32 26
271 …8 %a18, i8 %a19, i8 %a20, i8 %a21, i8 %a22, i8 %a23, i8 %a24, i8 %a25, i8 %a26, i8 %a27, i8 %a28, …
439 %ins26 = insertelement <64 x i8> %ins25, i8 %a26, i32 26
H A Dbuild-vector-256.ll232 …8 %a18, i8 %a19, i8 %a20, i8 %a21, i8 %a22, i8 %a23, i8 %a24, i8 %a25, i8 %a26, i8 %a27, i8 %a28, …
406 %ins26 = insertelement <32 x i8> %ins25, i8 %a26, i32 26
/llvm-project-15.0.7/llvm/test/Transforms/GuardWidening/
H A Dbasic.ll426 %a26 = mul i32 %a25, %a25
427 %a27 = mul i32 %a26, %a26
H A Dbasic_widenable_condition_guards.ll811 %a26 = mul i32 %a25, %a25
812 %a27 = mul i32 %a26, %a26
/llvm-project-15.0.7/clang/test/SemaCXX/
H A Duninitialized.cpp274 …A *a26 = new A(a26->get()); // expected-warning {{variable 'a26' is uninitialized when used wit… in setupA() local
336 A *a26 = new A(a26->get()); // expected-warning {{variable 'a26' is uninitialized when used with… variable
/llvm-project-15.0.7/llvm/test/Instrumentation/DataFlowSanitizer/
H A Dorigin_call.ll12 i1 %a20, i1 %a21, i1 %a22, i1 %a23, i1 %a24, i1 %a25, i1 %a26, i1 %a27, i1 %a28, i1 %a29,
/llvm-project-15.0.7/llvm/test/Transforms/SLPVectorizer/X86/
H A Darith-abs.ll270 …%a26 = load i16, i16* getelementptr inbounds ([32 x i16], [32 x i16]* @a16, i32 0, i64 26), align 2
302 %r26 = call i16 @llvm.abs.i16(i16 %a26, i1 false)
415 %a26 = load i8, i8* getelementptr inbounds ([64 x i8], [64 x i8]* @a8, i32 0, i64 26), align 1
479 %r26 = call i8 @llvm.abs.i8(i8 %a26, i1 false)
H A Dshift-shl.ll346 …%a26 = load i16, i16* getelementptr inbounds ([32 x i16], [32 x i16]* @a16, i32 0, i64 26), align 2
410 %r26 = shl i16 %a26, %b26
526 %a26 = load i8, i8* getelementptr inbounds ([64 x i8], [64 x i8]* @a8, i32 0, i64 26), align 1
654 %r26 = shl i8 %a26, %b26
H A Darith-add-usat.ll286 …%a26 = load i16, i16* getelementptr inbounds ([32 x i16], [32 x i16]* @a16, i32 0, i64 26), align 2
350 %r26 = call i16 @llvm.uadd.sat.i16(i16 %a26, i16 %b26)
455 %a26 = load i8, i8* getelementptr inbounds ([64 x i8], [64 x i8]* @a8, i32 0, i64 26), align 1
583 %r26 = call i8 @llvm.uadd.sat.i8(i8 %a26, i8 %b26)
H A Darith-add.ll324 …%a26 = load i16, i16* getelementptr inbounds ([32 x i16], [32 x i16]* @a16, i32 0, i64 26), align 2
388 %r26 = add i16 %a26, %b26
512 %a26 = load i8, i8* getelementptr inbounds ([64 x i8], [64 x i8]* @a8, i32 0, i64 26), align 1
640 %r26 = add i8 %a26, %b26
H A Dshift-lshr.ll298 …%a26 = load i16, i16* getelementptr inbounds ([32 x i16], [32 x i16]* @a16, i32 0, i64 26), align 2
362 %r26 = lshr i16 %a26, %b26
478 %a26 = load i8, i8* getelementptr inbounds ([64 x i8], [64 x i8]* @a8, i32 0, i64 26), align 1
606 %r26 = lshr i8 %a26, %b26
H A Dshift-ashr.ll349 …%a26 = load i16, i16* getelementptr inbounds ([32 x i16], [32 x i16]* @a16, i32 0, i64 26), align 2
413 %r26 = ashr i16 %a26, %b26
529 %a26 = load i8, i8* getelementptr inbounds ([64 x i8], [64 x i8]* @a8, i32 0, i64 26), align 1
657 %r26 = ashr i8 %a26, %b26
H A Darith-sub.ll324 …%a26 = load i16, i16* getelementptr inbounds ([32 x i16], [32 x i16]* @a16, i32 0, i64 26), align 2
388 %r26 = sub i16 %a26, %b26
512 %a26 = load i8, i8* getelementptr inbounds ([64 x i8], [64 x i8]* @a8, i32 0, i64 26), align 1
640 %r26 = sub i8 %a26, %b26
H A Darith-sub-usat.ll286 …%a26 = load i16, i16* getelementptr inbounds ([32 x i16], [32 x i16]* @a16, i32 0, i64 26), align 2
350 %r26 = call i16 @llvm.usub.sat.i16(i16 %a26, i16 %b26)
455 %a26 = load i8, i8* getelementptr inbounds ([64 x i8], [64 x i8]* @a8, i32 0, i64 26), align 1
583 %r26 = call i8 @llvm.usub.sat.i8(i8 %a26, i8 %b26)
/llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/GlobalISel/
H A Dllvm.amdgcn.mfma.gfx90a.ll51 ; GCN-NEXT: v_accvgpr_write_b32 a26, s26

12