Home
last modified time | relevance | path

Searched refs:ZS (Results 1 – 7 of 7) sorted by relevance

/llvm-project-15.0.7/clang/lib/StaticAnalyzer/Checkers/
H A DTestAfterDivZeroChecker.cpp161 ZeroState ZS(SR, C.getBlockID(), C.getStackFrame()); in hasDivZeroMap() local
162 return C.getState()->contains<DivZeroMap>(ZS); in hasDivZeroMap()
193 ZeroState ZS = *I; in checkEndFunction() local
194 if (ZS.getStackFrameContext() == C.getStackFrame()) in checkEndFunction()
195 DivZeroes = F.remove(DivZeroes, ZS); in checkEndFunction()
/llvm-project-15.0.7/llvm/test/CodeGen/SystemZ/
H A Dinline-asm-addr.ll38 %1 = tail call i64 asm "lay $0, $1", "=r,^ZS"(i64* nonnull %arrayidx)
104 %2 = tail call i64 asm "lay $0, $1", "=r,^ZS"(i64* %arrayidx)
168 %1 = tail call i64 asm "lay $0, $1", "=r,^ZS"(i64* nonnull %arrayidx)
234 %2 = tail call i64 asm "lay $0, $1", "=r,^ZS"(i64* %arrayidx)
/llvm-project-15.0.7/llvm/test/CodeGen/AArch64/GlobalISel/
H A Dirtranslator-extends.ll3 ; Test that extends correctly translate to G_[ZS]EXT. The translator will never
/llvm-project-15.0.7/llvm/lib/Support/
H A DZ3Solver.cpp78 Z3Sort(Z3Context &C, Z3_sort ZS) : Context(C), Sort(ZS) { in Z3Sort() argument
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMScheduleSwift.td605 (instregex "VCMP(D|S|ZD|ZS)$", "VCMPE(D|S|ZD|ZS)")>;
H A DARMScheduleA57.td730 (instregex "VCMP(D|S|H|ZD|ZS|ZH)$", "VCMPE(D|S|H|ZD|ZS|ZH)")>;
/llvm-project-15.0.7/llvm/docs/
H A DReleaseNotes.rst236 specific address operands ("ZQ", "ZR", "ZS" and "ZT").