Home
last modified time | relevance | path

Searched refs:WT (Results 1 – 9 of 9) sorted by relevance

/llvm-project-15.0.7/llvm/test/CodeGen/Mips/msa/
H A D3r-s.ll138 ; CHECK-DAG: ld.b [[WT:\$w[0-9]+]], 0([[R2]])
162 ; CHECK-DAG: ld.h [[WT:\$w[0-9]+]], 0([[R2]])
186 ; CHECK-DAG: ld.w [[WT:\$w[0-9]+]], 0([[R2]])
210 ; CHECK-DAG: ld.d [[WT:\$w[0-9]+]], 0([[R2]])
228 ; CHECK-DAG: ld.b [[WT:\$w[0-9]+]], 0([[R2]])
246 ; CHECK-DAG: ld.h [[WT:\$w[0-9]+]], 0([[R2]])
264 ; CHECK-DAG: ld.w [[WT:\$w[0-9]+]], 0([[R2]])
282 ; CHECK-DAG: ld.d [[WT:\$w[0-9]+]], 0([[R2]])
306 ; CHECK-DAG: ld.b [[WT:\$w[0-9]+]], 0([[R2]])
330 ; CHECK-DAG: ld.h [[WT:\$w[0-9]+]], 0([[R2]])
[all …]
H A D3r-a.ll31 ; CHECK-DAG: ld.b [[WT:\$w[0-9]+]], 0([[R2]])
56 ; CHECK-DAG: ld.h [[WT:\$w[0-9]+]], 0([[R2]])
81 ; CHECK-DAG: ld.w [[WT:\$w[0-9]+]], 0([[R2]])
106 ; CHECK-DAG: ld.d [[WT:\$w[0-9]+]], 0([[R2]])
131 ; CHECK-DAG: ld.b [[WT:\$w[0-9]+]], 0([[R2]])
156 ; CHECK-DAG: ld.h [[WT:\$w[0-9]+]], 0([[R2]])
181 ; CHECK-DAG: ld.w [[WT:\$w[0-9]+]], 0([[R2]])
206 ; CHECK-DAG: ld.d [[WT:\$w[0-9]+]], 0([[R2]])
231 ; CHECK-DAG: ld.b [[WT:\$w[0-9]+]], 0([[R2]])
256 ; CHECK-DAG: ld.h [[WT:\$w[0-9]+]], 0([[R2]])
[all …]
/llvm-project-15.0.7/llvm/test/CodeGen/X86/
H A Dselect_meta.ll8 ; CHECK: br {{.*}}label{{.*}}, label{{.*}}, !prof ![[WT:.*]]
16 ; CHECK: ![[WT]] = !{!"branch_weights", i32 1000, i32 1}
/llvm-project-15.0.7/clang-tools-extra/test/clang-tidy/checkers/modernize/
H A Duse-equals-default-copy.cpp36 struct WT { struct
37 WT(const IL &Other) {} in WT() function
38 WT &operator=(const IL &);
40 WT &WT::operator=(const IL &Other) { return *this; } in operator =()
/llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/
H A Ddebug-value-scheduler-liveins.mir6 # CHECK: Region live-in pressure: VGPRs: 1 AGPRs: 0, SGPRs: 0, LVGPR WT: 0, LSGPR WT: 0
/llvm-project-15.0.7/clang/lib/StaticAnalyzer/Core/
H A DSValBuilder.cpp1059 const auto WT = TTy.getBitWidth(); in simplifySymbolCast() local
1061 if (WC <= WT) { in simplifySymbolCast()
1073 if (((WT > WR) && (UR || !UT)) || ((WT == WR) && (UT == UR))) in simplifySymbolCast()
/llvm-project-15.0.7/llvm/unittests/ExecutionEngine/Orc/
H A DCoreAPIsTest.cpp1275 for (auto &WT : WorkThreads) in TEST_F() local
1276 WT.join(); in TEST_F()
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMInstrInfo.td4518 def WT : AMulxyI<0b0001001, 0b11, (outs GPR:$Rd), (ins GPR:$Rn, GPR:$Rm),
4568 def WT : AMulxyIa<0b0001001, 0b10, (outs GPRnopc:$Rd),
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64InstrFormats.td11507 def WT : MOPSMemoryCopy<opcode, 0b01, 0b00, asm # "wt">;
11526 def WT : MOPSMemoryMove<opcode, 0b01, 0b00, asm # "wt">;